Per spec, vector sizes 8 and 16 are allowed when Vector16 capability is present. This change expand the limitation of vector sizes to accept these sizes.
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Event Timeline
Comment Actions
Cool! Can you also add a test to test/Dialect/SPIRV/availability.mlir to check that Vector16 capability kicks in?
mlir/lib/Dialect/SPIRV/SPIRVTypes.cpp | ||
---|---|---|
175 | This variable isn't needed really? I think we can just let valid sizes pass through to the final check? | |
mlir/test/Dialect/SPIRV/Serialization/ocl-ops.mlir | ||
18 | This is size 16? :) |
Comment Actions
Thank You for the review. Added requested changes, except testing in availability.mlir. As this is test type required capability it is not being kicked there when checking particular ops, similar to Int8 or Float16. I added one more test for this in vce-deduction.mlir
This variable isn't needed really? I think we can just let valid sizes pass through to the final check?