Add mode defs rather than special casing this like some of the other
instructions.
Details
Details
Diff Detail
Diff Detail
Paths
| Differential D81007
AMDGPU: Don't run indexing mode switches with exec = 0 ClosedPublic Authored by arsenm on Jun 2 2020, 7:25 AM.
Details
Diff Detail Event Timelinearsenm added a parent revision: D80998: AMDGPU: Don't run mode switches with exec 0.Jun 2 2020, 7:25 AM This revision is now accepted and ready to land.Jun 2 2020, 10:27 AM
Revision Contents
Diff 267881 llvm/lib/Target/AMDGPU/SOPInstructions.td
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-extract-vector-elt.mir
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-insert-vector-elt.mir
llvm/test/CodeGen/AMDGPU/indirect-addressing-term.ll
llvm/test/CodeGen/AMDGPU/no-remat-indirect-mov.mir
llvm/test/CodeGen/AMDGPU/remove-short-exec-branches-gpr-idx-mode.mir
llvm/test/CodeGen/AMDGPU/set-gpr-idx-peephole.mir
|