Page MenuHomePhabricator

[AArch64][SVE] Add intrinsics for bitwise permute instructions
AbandonedPublic

Authored by dancgr on Feb 26 2020, 10:28 AM.

Details

Summary

Add instrinsics and patterns for the following instructions:

  • bext, bdep, bgrp

Diff Detail

Event Timeline

dancgr created this revision.Feb 26 2020, 10:28 AM
Herald added a project: Restricted Project. · View Herald TranscriptFeb 26 2020, 10:28 AM
dancgr added inline comments.Feb 26 2020, 10:29 AM
llvm/test/CodeGen/AArch64/sve2-bit-perm.ll
1

Not sure I should keep both +sve2 and +sve2-bitperm or not.

Thanks for the patch @dancgr but these intrinsics have already been implemented in D74912. @sdesmalen shared a spreadsheet [1] with the mailing list to coordinate the intrinsics upstreaming, it's probably not as useful now given they're almost all implemented but you might find it useful if you haven't seen it already.

[1] https://docs.google.com/spreadsheets/d/1leug3a0eHhi_bWtKJOR0MeZHvfQLoIPtP-um7AWafRM

llvm/test/CodeGen/AArch64/sve2-bit-perm.ll
1

+sve2-bitperm implies +sve2 so only the former is required.

dancgr abandoned this revision.Feb 27 2020, 7:03 AM

Thanks for the patch @dancgr but these intrinsics have already been implemented in D74912. @sdesmalen shared a spreadsheet [1] with the mailing list to coordinate the intrinsics upstreaming, it's probably not as useful now given they're almost all implemented but you might find it useful if you haven't seen it already.

[1] https://docs.google.com/spreadsheets/d/1leug3a0eHhi_bWtKJOR0MeZHvfQLoIPtP-um7AWafRM

Thanks for the info @c-rhodes, it seems like we are done with codegen then.