This is an archive of the discontinued LLVM Phabricator instance.

Differential D157467

[RISCV] Add missing REQUIRES for zvk-invalid.c test
ClosedPublic

Authored by 4vtomat on Aug 8 2023, 6:43 PM.

Details

Reviewers
dyung
Commits
rGadb76c31ec42: [RISCV] Add missing REQUIRES for zvk-invalid.c test

Diff Detail

Event Timeline

4vtomat created this revision.Aug 8 2023, 6:43 PM
Herald added a project: Restricted Project. · View Herald TranscriptAug 8 2023, 6:43 PM
Herald added subscribers: jobnoorman, VincentWu, vkmr and 12 others. · View Herald Transcript
4vtomat requested review of this revision.Aug 8 2023, 6:43 PM
Herald added a project: Restricted Project. · View Herald TranscriptAug 8 2023, 6:43 PM
Herald added subscribers: cfe-commits, wangpc, eopXD. · View Herald Transcript
4vtomat added a reviewer: dyung.Aug 8 2023, 6:43 PM
dyung accepted this revision.Aug 8 2023, 6:45 PM

lgtm

This revision is now accepted and ready to land.Aug 8 2023, 6:45 PM
This revision was landed with ongoing or failed builds.Aug 8 2023, 6:45 PM
Closed by commit rGadb76c31ec42: [RISCV] Add missing REQUIRES for zvk-invalid.c test (authored by 4vtomat). · Explain Why
This revision was automatically updated to reflect the committed changes.
4vtomat added a commit: rGadb76c31ec42: [RISCV] Add missing REQUIRES for zvk-invalid.c test.
Harbormaster completed remote builds in B251257: Diff 548436.Aug 9 2023, 12:54 AM

Revision Contents

PathSize
clang/
test/
Sema/
1 line

Diff 548437

clang/test/Sema/zvk-invalid.c

// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v %s -fsyntax-only -verify // RUN: %clang_cc1 -triple riscv64 -target-feature +v %s -fsyntax-only -verify
#include <riscv_vector.h> #include <riscv_vector.h>
void test_vaeskf1_tu(vuint32mf2_t vd, vuint32mf2_t vs2, size_t vl) { void test_vaeskf1_tu(vuint32mf2_t vd, vuint32mf2_t vs2, size_t vl) {
__riscv_vaeskf1_vi_u32mf2_tu(vd, vs2, 0, vl); // expected-error {{RISC-V type 'vuint32mf2_t' (aka '__rvv_uint32mf2_t') requires the 'zvl256b' extension}} __riscv_vaeskf1_vi_u32mf2_tu(vd, vs2, 0, vl); // expected-error {{RISC-V type 'vuint32mf2_t' (aka '__rvv_uint32mf2_t') requires the 'zvl256b' extension}}
} }
Show All 15 Lines