This is an archive of the discontinued LLVM Phabricator instance.

[mlir][vector] Support 0-D vector when eliding single element reduction
ClosedPublic

Authored by Lewuathe on Feb 2 2023, 11:23 PM.

Details

Summary

ElideSingleElementReduction causes assertion failure when we give 0-D vector. It's possible to fold the case by using vector.extractelement op instead. It's originally reported in https://github.com/llvm/llvm-project/issues/60193.

Diff Detail

Event Timeline

Lewuathe created this revision.Feb 2 2023, 11:23 PM
Herald added a project: Restricted Project. · View Herald Transcript
Lewuathe requested review of this revision.Feb 2 2023, 11:23 PM
Lewuathe updated this revision to Diff 494519.Feb 2 2023, 11:24 PM

Remove debug header.

Lewuathe updated this revision to Diff 494520.Feb 2 2023, 11:24 PM

Add new line at the end of the test file.

dcaballe accepted this revision.Feb 7 2023, 6:15 PM

Thanks!

This revision is now accepted and ready to land.Feb 7 2023, 6:15 PM