This is an archive of the discontinued LLVM Phabricator instance.

Differential D141835

[WebAssembly][NFC] Add pre-commit test for D140069
AcceptedPublic

Authored by luke on Jan 16 2023, 2:42 AM.

Details

Reviewers
RKSimon

Diff Detail

Unit TestsFailed

TimeTest
61,690 msx64 debian > Clang.CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded::vloxseg.c
62,160 msx64 debian > Clang.CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/non-overloaded::vluxseg.c
61,750 msx64 debian > Clang.CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded::vloxseg.c
61,800 msx64 debian > Clang.CodeGen/RISCV/rvv-intrinsics-autogenerated/policy/overloaded::vluxseg.c
60,200 msx64 debian > Clang.Driver::emit-reproducer.c
View Full Test Results (6 Failed)

Event Timeline

luke created this revision.Jan 16 2023, 2:42 AM
Herald added a project: Restricted Project. · View Herald TranscriptJan 16 2023, 2:42 AM
Herald added subscribers: pmatos, asb, ecnelises and 4 others. · View Herald Transcript
luke requested review of this revision.Jan 16 2023, 2:42 AM
Herald added a project: Restricted Project. · View Herald TranscriptJan 16 2023, 2:42 AM
Herald added subscribers: llvm-commits, • pcwang-thead, aheejin. · View Herald Transcript
luke added a child revision: D140069: [DAGCombiner] Scalarize vectorized loads that are splatted.Jan 16 2023, 2:44 AM
Harbormaster completed remote builds in B208000: Diff 489476.Jan 16 2023, 4:22 AM
RKSimon accepted this revision.Jan 16 2023, 6:18 AM

LGTM - cheers

This revision is now accepted and ready to land.Jan 16 2023, 6:18 AM

Revision Contents

PathSize
llvm/
test/
CodeGen/
WebAssembly/
75 lines

Diff 489476

llvm/test/CodeGen/WebAssembly/simd-vectorized-load-splat.ll

  • This file was added.
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -verify-machineinstrs -mattr=+simd128 | FileCheck %s
; Ensures that vectorized loads that are really just splatted loads, are indeed
; selected as splatted loads
target triple = "wasm32-unknown-unknown"
define <4 x i32> @load_splat_shuhffle_lhs(ptr %p) {
; CHECK-LABEL: load_splat_shuhffle_lhs:
; CHECK: .functype load_splat_shuhffle_lhs (i32) -> (v128)
; CHECK-NEXT: .local v128
; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.load 0
; CHECK-NEXT: local.get 1
; CHECK-NEXT: i8x16.shuffle 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7
; CHECK-NEXT: # fallthrough-return
%a = load <2 x i64>, ptr %p
%b = shufflevector <2 x i64> %a, <2 x i64> poison, <2 x i32> <i32 0, i32 0>
%c = bitcast <2 x i64> %b to <4 x i32>
%d = shufflevector <4 x i32> %c, <4 x i32> poison, <4 x i32> <i32 0, i32 1, i32 0, i32 1>
ret <4 x i32> %d
}
define <4 x i32> @load_splat_shuffle_lhs_with_offset(ptr %p) {
; CHECK-LABEL: load_splat_shuffle_lhs_with_offset:
; CHECK: .functype load_splat_shuffle_lhs_with_offset (i32) -> (v128)
; CHECK-NEXT: .local v128
; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.load 0
; CHECK-NEXT: local.get 1
; CHECK-NEXT: i8x16.shuffle 8, 9, 10, 11, 12, 13, 14, 15, 8, 9, 10, 11, 12, 13, 14, 15
; CHECK-NEXT: # fallthrough-return
%a = load <2 x i64>, ptr %p
%b = shufflevector <2 x i64> %a, <2 x i64> poison, <2 x i32> <i32 1, i32 undef>
%c = bitcast <2 x i64> %b to <4 x i32>
%d = shufflevector <4 x i32> %c, <4 x i32> poison, <4 x i32> <i32 0, i32 1, i32 0, i32 1>
ret <4 x i32> %d
}
define <4 x i32> @load_splat_shuffle_rhs(ptr %p) {
; CHECK-LABEL: load_splat_shuffle_rhs:
; CHECK: .functype load_splat_shuffle_rhs (i32) -> (v128)
; CHECK-NEXT: .local v128
; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.load 0
; CHECK-NEXT: local.get 1
; CHECK-NEXT: i8x16.shuffle 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7
; CHECK-NEXT: # fallthrough-return
%a = load <2 x i64>, ptr %p
%b = shufflevector <2 x i64> poison, <2 x i64> %a, <2 x i32> <i32 2, i32 undef>
%c = bitcast <2 x i64> %b to <4 x i32>
%d = shufflevector <4 x i32> %c, <4 x i32> poison, <4 x i32> <i32 0, i32 1, i32 0, i32 1>
ret <4 x i32> %d
}
define <4 x i32> @load_splat_shuffle_rhs_with_offset(ptr %p) {
; CHECK-LABEL: load_splat_shuffle_rhs_with_offset:
; CHECK: .functype load_splat_shuffle_rhs_with_offset (i32) -> (v128)
; CHECK-NEXT: .local v128
; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.load 0
; CHECK-NEXT: local.get 1
; CHECK-NEXT: i8x16.shuffle 8, 9, 10, 11, 12, 13, 14, 15, 8, 9, 10, 11, 12, 13, 14, 15
; CHECK-NEXT: # fallthrough-return
%a = load <2 x i64>, ptr %p
%b = shufflevector <2 x i64> poison, <2 x i64> %a, <2 x i32> <i32 3, i32 undef>
%c = bitcast <2 x i64> %b to <4 x i32>
%d = shufflevector <4 x i32> %c, <4 x i32> poison, <4 x i32> <i32 0, i32 1, i32 0, i32 1>
ret <4 x i32> %d
}