Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Differential D128713 Authored by sstwcw on Jun 28 2022, 1:32 AM.
Tags
Subscribers
Details
Diff Detail
Event Timelinesstwcw added a child revision: D128714: [clang-format] Handle Verilog case statements.Jun 28 2022, 1:37 AM This revision is now accepted and ready to land.Jun 28 2022, 2:25 AM owenpan added inline comments. sstwcw marked 2 inline comments as done. Closed by commit rGb67ee18e85f3: [clang-format] Handle Verilog user-defined primitives (authored by sstwcw). · Explain WhyThu, Jul 28, 5:39 PM This revision was automatically updated to reflect the committed changes.
Revision Contents
Diff 448489 |