This is an archive of the discontinued LLVM Phabricator instance.

Differential D127697

[AMDGPU] gfx11 support add_f16
ClosedPublic

Authored by Joe_Nash on Jun 13 2022, 2:11 PM.

Details

Reviewers
foad
rampitec
Group Reviewers
Restricted Project
Commits
rG989bd57f9879: [AMDGPU] gfx11 support add_f16
Summary

The instruction was skipped in the earlier large patch adding
VOP2, https://reviews.llvm.org/D126917.

Diff Detail

Event Timeline

Joe_Nash created this revision.Jun 13 2022, 2:11 PM
Herald added a project: Restricted Project. · View Herald TranscriptJun 13 2022, 2:11 PM
Herald added subscribers: kosarev, hsmhsm, kerbowa and 8 others. · View Herald Transcript
Joe_Nash requested review of this revision.Jun 13 2022, 2:11 PM
Herald added a project: Restricted Project. · View Herald TranscriptJun 13 2022, 2:11 PM
Herald added subscribers: llvm-commits, wdng. · View Herald Transcript
Joe_Nash added a reviewer: Restricted Project.Jun 13 2022, 2:12 PM
rampitec accepted this revision.Jun 13 2022, 2:34 PM

LGTM

This revision is now accepted and ready to land.Jun 13 2022, 2:34 PM
Harbormaster completed remote builds in B169562: Diff 436564.Jun 13 2022, 4:35 PM
This revision was landed with ongoing or failed builds.Jun 14 2022, 6:29 AM
Closed by commit rG989bd57f9879: [AMDGPU] gfx11 support add_f16 (authored by Joe_Nash). · Explain Why
This revision was automatically updated to reflect the committed changes.
Joe_Nash added a commit: rG989bd57f9879: [AMDGPU] gfx11 support add_f16.

Revision Contents

PathSize
llvm/
lib/
Target/
AMDGPU/
2 lines
test/
MC/
AMDGPU/
6 lines
6 lines
Disassembler/
AMDGPU/
12 lines

Diff 436564

llvm/lib/Target/AMDGPU/VOP2Instructions.td

Show First 20 Lines • Show All 1,542 Lines • ▼ Show 20 Lines
// NB: Same opcode as v_mac_legacy_f32 // NB: Same opcode as v_mac_legacy_f32
let DecoderNamespace = "GFX10_B" in let DecoderNamespace = "GFX10_B" in
defm V_FMAC_LEGACY_F32 : VOP2_Real_gfx10<0x006>; defm V_FMAC_LEGACY_F32 : VOP2_Real_gfx10<0x006>;
defm V_XNOR_B32 : VOP2_Real_gfx10_gfx11<0x01e>; defm V_XNOR_B32 : VOP2_Real_gfx10_gfx11<0x01e>;
defm V_FMAC_F32 : VOP2_Real_gfx10_gfx11<0x02b>; defm V_FMAC_F32 : VOP2_Real_gfx10_gfx11<0x02b>;
defm V_FMAMK_F32 : VOP2Only_Real_MADK_gfx10_gfx11<0x02c>; defm V_FMAMK_F32 : VOP2Only_Real_MADK_gfx10_gfx11<0x02c>;
defm V_FMAAK_F32 : VOP2Only_Real_MADK_gfx10_gfx11<0x02d>; defm V_FMAAK_F32 : VOP2Only_Real_MADK_gfx10_gfx11<0x02d>;
defm V_ADD_F16 : VOP2_Real_gfx10<0x032>; defm V_ADD_F16 : VOP2_Real_gfx10_gfx11<0x032>;
defm V_SUB_F16 : VOP2_Real_gfx10_gfx11<0x033>; defm V_SUB_F16 : VOP2_Real_gfx10_gfx11<0x033>;
defm V_SUBREV_F16 : VOP2_Real_gfx10_gfx11<0x034>; defm V_SUBREV_F16 : VOP2_Real_gfx10_gfx11<0x034>;
defm V_MUL_F16 : VOP2_Real_gfx10_gfx11<0x035>; defm V_MUL_F16 : VOP2_Real_gfx10_gfx11<0x035>;
defm V_FMAC_F16 : VOP2_Real_gfx10_gfx11<0x036>; defm V_FMAC_F16 : VOP2_Real_gfx10_gfx11<0x036>;
defm V_FMAMK_F16 : VOP2Only_Real_MADK_gfx10_gfx11<0x037>; defm V_FMAMK_F16 : VOP2Only_Real_MADK_gfx10_gfx11<0x037>;
defm V_FMAAK_F16 : VOP2Only_Real_MADK_gfx10_gfx11<0x038>; defm V_FMAAK_F16 : VOP2Only_Real_MADK_gfx10_gfx11<0x038>;
defm V_MAX_F16 : VOP2_Real_gfx10_gfx11<0x039>; defm V_MAX_F16 : VOP2_Real_gfx10_gfx11<0x039>;
defm V_MIN_F16 : VOP2_Real_gfx10_gfx11<0x03a>; defm V_MIN_F16 : VOP2_Real_gfx10_gfx11<0x03a>;
▲ Show 20 Lines • Show All 554 Lines • Show Last 20 Lines

llvm/test/MC/AMDGPU/gfx11_asm_dpp16.s

Show First 20 Lines • Show All 306 Lines • ▼ Show 20 Lines
// GFX11: encoding: [0xfa,0x04,0x0a,0x42,0x01,0x1b,0x00,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x42,0x01,0x1b,0x00,0x00]
v_subrev_co_ci_u32 v5, vcc_lo, v1, v2, vcc_lo quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 v_subrev_co_ci_u32 v5, vcc_lo, v1, v2, vcc_lo quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0
// GFX11: encoding: [0xfa,0x04,0x0a,0x44,0x01,0x1b,0x00,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x44,0x01,0x1b,0x00,0x00]
v_fmac_f32 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 v_fmac_f32 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0
// GFX11: encoding: [0xfa,0x04,0x0a,0x56,0x01,0x1b,0x00,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x56,0x01,0x1b,0x00,0x00]
v_add_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0
// GFX11: encoding: [0xfa,0x04,0x0a,0x64,0x01,0x1b,0x00,0x00]
v_sub_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 v_sub_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0
// GFX11: encoding: [0xfa,0x04,0x0a,0x66,0x01,0x1b,0x00,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x66,0x01,0x1b,0x00,0x00]
v_subrev_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 v_subrev_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0
// GFX11: encoding: [0xfa,0x04,0x0a,0x68,0x01,0x1b,0x00,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x68,0x01,0x1b,0x00,0x00]
v_mul_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 v_mul_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0
// GFX11: encoding: [0xfa,0x04,0x0a,0x6a,0x01,0x1b,0x00,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x6a,0x01,0x1b,0x00,0x00]
▲ Show 20 Lines • Show All 242 Lines • ▼ Show 20 Lines
// GFX11: encoding: [0xfa,0x04,0x0a,0x3a,0x01,0x1b,0x04,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x3a,0x01,0x1b,0x04,0x00]
v_xnor_b32 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1 v_xnor_b32 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1
// GFX11: encoding: [0xfa,0x04,0x0a,0x3c,0x01,0x1b,0x04,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x3c,0x01,0x1b,0x04,0x00]
v_fmac_f32 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1 v_fmac_f32 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1
// GFX11: encoding: [0xfa,0x04,0x0a,0x56,0x01,0x1b,0x04,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x56,0x01,0x1b,0x04,0x00]
v_add_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1
// GFX11: encoding: [0xfa,0x04,0x0a,0x64,0x01,0x1b,0x04,0x00]
v_sub_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1 v_sub_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1
// GFX11: encoding: [0xfa,0x04,0x0a,0x66,0x01,0x1b,0x04,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x66,0x01,0x1b,0x04,0x00]
v_subrev_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1 v_subrev_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1
// GFX11: encoding: [0xfa,0x04,0x0a,0x68,0x01,0x1b,0x04,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x68,0x01,0x1b,0x04,0x00]
v_mul_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1 v_mul_f16 v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1
// GFX11: encoding: [0xfa,0x04,0x0a,0x6a,0x01,0x1b,0x04,0x00] // GFX11: encoding: [0xfa,0x04,0x0a,0x6a,0x01,0x1b,0x04,0x00]
▲ Show 20 Lines • Show All 48 Lines • Show Last 20 Lines

llvm/test/MC/AMDGPU/gfx11_asm_dpp8.s

Show First 20 Lines • Show All 222 Lines • ▼ Show 20 Lines
// GFX11: encoding: [0xe9,0x04,0x0a,0x38,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xe9,0x04,0x0a,0x38,0x01,0x88,0xc6,0xfa]
v_xor_b32 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] v_xor_b32 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7]
// GFX11: encoding: [0xe9,0x04,0x0a,0x3a,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xe9,0x04,0x0a,0x3a,0x01,0x88,0xc6,0xfa]
v_xnor_b32 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] v_xnor_b32 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7]
// GFX11: encoding: [0xe9,0x04,0x0a,0x3c,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xe9,0x04,0x0a,0x3c,0x01,0x88,0xc6,0xfa]
v_add_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7]
// GFX11: encoding: [0xe9,0x04,0x0a,0x64,0x01,0x88,0xc6,0xfa]
v_sub_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] v_sub_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7]
// GFX11: encoding: [0xe9,0x04,0x0a,0x66,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xe9,0x04,0x0a,0x66,0x01,0x88,0xc6,0xfa]
v_subrev_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] v_subrev_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7]
// GFX11: encoding: [0xe9,0x04,0x0a,0x68,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xe9,0x04,0x0a,0x68,0x01,0x88,0xc6,0xfa]
v_mul_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] v_mul_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7]
// GFX11: encoding: [0xe9,0x04,0x0a,0x6a,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xe9,0x04,0x0a,0x6a,0x01,0x88,0xc6,0xfa]
▲ Show 20 Lines • Show All 233 Lines • ▼ Show 20 Lines
// GFX11: encoding: [0xea,0x04,0x0a,0x38,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xea,0x04,0x0a,0x38,0x01,0x88,0xc6,0xfa]
v_xor_b32 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1 v_xor_b32 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX11: encoding: [0xea,0x04,0x0a,0x3a,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xea,0x04,0x0a,0x3a,0x01,0x88,0xc6,0xfa]
v_xnor_b32 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1 v_xnor_b32 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX11: encoding: [0xea,0x04,0x0a,0x3c,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xea,0x04,0x0a,0x3c,0x01,0x88,0xc6,0xfa]
v_add_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX11: encoding: [0xea,0x04,0x0a,0x64,0x01,0x88,0xc6,0xfa]
v_sub_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1 v_sub_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX11: encoding: [0xea,0x04,0x0a,0x66,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xea,0x04,0x0a,0x66,0x01,0x88,0xc6,0xfa]
v_subrev_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1 v_subrev_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX11: encoding: [0xea,0x04,0x0a,0x68,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xea,0x04,0x0a,0x68,0x01,0x88,0xc6,0xfa]
v_mul_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1 v_mul_f16 v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX11: encoding: [0xea,0x04,0x0a,0x6a,0x01,0x88,0xc6,0xfa] // GFX11: encoding: [0xea,0x04,0x0a,0x6a,0x01,0x88,0xc6,0xfa]
Show All 28 Lines

llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_all.txt

Show First 20 Lines • Show All 32,759 Lines • ▼ Show 20 Lines
# GFX11: v_cmpx_u_f64_e64 v[1:2], vcc ; encoding: [0x00,0x00,0xa8,0xd4,0x01,0xd5,0x00,0x00] # GFX11: v_cmpx_u_f64_e64 v[1:2], vcc ; encoding: [0x00,0x00,0xa8,0xd4,0x01,0xd5,0x00,0x00]
0x00,0x00,0xa8,0xd4,0x01,0xd5,0x00,0x00 0x00,0x00,0xa8,0xd4,0x01,0xd5,0x00,0x00
# W32: v_add_co_ci_u32_dpp v5, vcc_lo, v1, v2, vcc_lo quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x40,0x01,0x1b,0x00,0x00] # W32: v_add_co_ci_u32_dpp v5, vcc_lo, v1, v2, vcc_lo quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x40,0x01,0x1b,0x00,0x00]
# W64: v_add_co_ci_u32_dpp v5, vcc, v1, v2, vcc quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x40,0x01,0x1b,0x00,0x00] # W64: v_add_co_ci_u32_dpp v5, vcc, v1, v2, vcc quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x40,0x01,0x1b,0x00,0x00]
0xfa,0x04,0x0a,0x40,0x01,0x1b,0x00,0x00 0xfa,0x04,0x0a,0x40,0x01,0x1b,0x00,0x00
# GFX11: v_add_f16_dpp v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x64,0x01,0x1b,0x00,0x00]
0xfa,0x04,0x0a,0x64,0x01,0x1b,0x00,0x00
# GFX11: v_add_f16_dpp v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1 ; encoding: [0xfa,0x04,0x0a,0x64,0x01,0x1b,0x04,0x00]
0xfa,0x04,0x0a,0x64,0x01,0x1b,0x04,0x00
# GFX11: v_add_f32_dpp v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x06,0x01,0x1b,0x00,0x00] # GFX11: v_add_f32_dpp v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x06,0x01,0x1b,0x00,0x00]
0xfa,0x04,0x0a,0x06,0x01,0x1b,0x00,0x00 0xfa,0x04,0x0a,0x06,0x01,0x1b,0x00,0x00
# GFX11: v_add_f32_dpp v5, -v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x06,0x01,0x1b,0x10,0x00] # GFX11: v_add_f32_dpp v5, -v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x06,0x01,0x1b,0x10,0x00]
0xfa,0x04,0x0a,0x06,0x01,0x1b,0x10,0x00 0xfa,0x04,0x0a,0x06,0x01,0x1b,0x10,0x00
# GFX11: v_add_f32_dpp v5, v1, -v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x06,0x01,0x1b,0x40,0x00] # GFX11: v_add_f32_dpp v5, v1, -v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x06,0x01,0x1b,0x40,0x00]
0xfa,0x04,0x0a,0x06,0x01,0x1b,0x40,0x00 0xfa,0x04,0x0a,0x06,0x01,0x1b,0x40,0x00
▲ Show 20 Lines • Show All 601 Lines • ▼ Show 20 Lines
0xfa,0x04,0x0a,0x3c,0x01,0x1b,0x04,0x00 0xfa,0x04,0x0a,0x3c,0x01,0x1b,0x04,0x00
# GFX11: v_xor_b32_dpp v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x3a,0x01,0x1b,0x00,0x00] # GFX11: v_xor_b32_dpp v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x04,0x0a,0x3a,0x01,0x1b,0x00,0x00]
0xfa,0x04,0x0a,0x3a,0x01,0x1b,0x00,0x00 0xfa,0x04,0x0a,0x3a,0x01,0x1b,0x00,0x00
# GFX11: v_xor_b32_dpp v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1 ; encoding: [0xfa,0x04,0x0a,0x3a,0x01,0x1b,0x04,0x00] # GFX11: v_xor_b32_dpp v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 fi:1 ; encoding: [0xfa,0x04,0x0a,0x3a,0x01,0x1b,0x04,0x00]
0xfa,0x04,0x0a,0x3a,0x01,0x1b,0x04,0x00 0xfa,0x04,0x0a,0x3a,0x01,0x1b,0x04,0x00
# GFX11: v_add_f16_dpp v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x04,0x0a,0x64,0x01,0x88,0xc6,0xfa]
0xe9,0x04,0x0a,0x64,0x01,0x88,0xc6,0xfa
# GFX11: v_add_f16_dpp v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x04,0x0a,0x64,0x01,0x88,0xc6,0xfa]
0xea,0x04,0x0a,0x64,0x01,0x88,0xc6,0xfa
# GFX11: v_add_f32_dpp v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x04,0x0a,0x06,0x01,0x88,0xc6,0xfa] # GFX11: v_add_f32_dpp v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x04,0x0a,0x06,0x01,0x88,0xc6,0xfa]
0xe9,0x04,0x0a,0x06,0x01,0x88,0xc6,0xfa 0xe9,0x04,0x0a,0x06,0x01,0x88,0xc6,0xfa
# GFX11: v_add_f32_dpp v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x04,0x0a,0x06,0x01,0x88,0xc6,0xfa] # GFX11: v_add_f32_dpp v5, v1, v2 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x04,0x0a,0x06,0x01,0x88,0xc6,0xfa]
0xea,0x04,0x0a,0x06,0x01,0x88,0xc6,0xfa 0xea,0x04,0x0a,0x06,0x01,0x88,0xc6,0xfa
# GFX11: v_add_nc_u32_dpp v5, v1, v255 dpp8:[7,6,5,4,3,2,1,0] ; encoding: [0xe9,0xfe,0x0b,0x4a,0x01,0x77,0x39,0x05] # GFX11: v_add_nc_u32_dpp v5, v1, v255 dpp8:[7,6,5,4,3,2,1,0] ; encoding: [0xe9,0xfe,0x0b,0x4a,0x01,0x77,0x39,0x05]
0xe9,0xfe,0x0b,0x4a,0x01,0x77,0x39,0x05 0xe9,0xfe,0x0b,0x4a,0x01,0x77,0x39,0x05
▲ Show 20 Lines • Show All 1,151 Lines • Show Last 20 Lines