This is an archive of the discontinued LLVM Phabricator instance.

Differential D117191

[RISCV] Add "IsRV64" predicate in xperm.w pattern
ClosedPublic

Authored by Jimerlife on Jan 13 2022, 12:04 AM.

Details

Reviewers
craig.topper
asb
LevyHsu
benshi001
Commits
rG21dad9a52207: [RISCV][NFC] Add IsRV64 predicate in xperm.w pattern
Summary

xperm.w is only for RV64 target

Diff Detail

Event Timeline

Jimerlife created this revision.Jan 13 2022, 12:04 AM
Herald added subscribers: VincentWu, luke957, achieveartificialintelligence and 26 others. · View Herald TranscriptJan 13 2022, 12:04 AM
Jimerlife requested review of this revision.Jan 13 2022, 12:04 AM
Herald added subscribers: llvm-commits, jacquesguan, MaskRay. · View Herald TranscriptJan 13 2022, 12:04 AM
Harbormaster completed remote builds in B143089: Diff 399564.Jan 13 2022, 12:54 AM
craig.topper accepted this revision.Jan 14 2022, 12:37 PM
craig.topper retitled this revision from [RISCV] Add "isrv64" predicate in xperm.w pattern to [RISCV] Add "IsRV64" predicate in xperm.w pattern.

LGTM

This revision is now accepted and ready to land.Jan 14 2022, 12:38 PM
Closed by commit rG21dad9a52207: [RISCV][NFC] Add IsRV64 predicate in xperm.w pattern (authored by Jimerlife, committed by benshi001). · Explain WhyJan 14 2022, 8:23 PM
This revision was automatically updated to reflect the committed changes.
benshi001 added a commit: rG21dad9a52207: [RISCV][NFC] Add IsRV64 predicate in xperm.w pattern.

Revision Contents

PathSize
llvm/
lib/
Target/
RISCV/
4 lines

Diff 400232

llvm/lib/Target/RISCV/RISCVInstrInfoZb.td

Show First 20 Lines • Show All 832 Lines • ▼ Show 20 Lines
let Predicates = [HasStdExtZbp] in { let Predicates = [HasStdExtZbp] in {
def : PatGprGpr<riscv_grev, GREV>; def : PatGprGpr<riscv_grev, GREV>;
def : PatGprGpr<riscv_gorc, GORC>; def : PatGprGpr<riscv_gorc, GORC>;
def : PatGprGpr<riscv_shfl, SHFL>; def : PatGprGpr<riscv_shfl, SHFL>;
def : PatGprGpr<riscv_unshfl, UNSHFL>; def : PatGprGpr<riscv_unshfl, UNSHFL>;
def : PatGprGpr<int_riscv_xperm_n, XPERMN>; def : PatGprGpr<int_riscv_xperm_n, XPERMN>;
def : PatGprGpr<int_riscv_xperm_b, XPERMB>; def : PatGprGpr<int_riscv_xperm_b, XPERMB>;
def : PatGprGpr<int_riscv_xperm_h, XPERMH>; def : PatGprGpr<int_riscv_xperm_h, XPERMH>;
def : PatGprGpr<int_riscv_xperm_w, XPERMW>;
def : PatGprImm<riscv_shfl, SHFLI, shfl_uimm>; def : PatGprImm<riscv_shfl, SHFLI, shfl_uimm>;
def : PatGprImm<riscv_unshfl, UNSHFLI, shfl_uimm>; def : PatGprImm<riscv_unshfl, UNSHFLI, shfl_uimm>;
def : PatGprImm<riscv_grev, GREVI, uimmlog2xlen>; def : PatGprImm<riscv_grev, GREVI, uimmlog2xlen>;
def : PatGprImm<riscv_gorc, GORCI, uimmlog2xlen>; def : PatGprImm<riscv_gorc, GORCI, uimmlog2xlen>;
} // Predicates = [HasStdExtZbp] } // Predicates = [HasStdExtZbp]
let Predicates = [HasStdExtZbp, IsRV64] in
def : PatGprGpr<int_riscv_xperm_w, XPERMW>;
let Predicates = [HasStdExtZbp, IsRV32] in { let Predicates = [HasStdExtZbp, IsRV32] in {
def : Pat<(i32 (rotr (riscv_grev GPR:$rs1, 24), (i32 16))), (GREVI GPR:$rs1, 8)>; def : Pat<(i32 (rotr (riscv_grev GPR:$rs1, 24), (i32 16))), (GREVI GPR:$rs1, 8)>;
def : Pat<(i32 (rotl (riscv_grev GPR:$rs1, 24), (i32 16))), (GREVI GPR:$rs1, 8)>; def : Pat<(i32 (rotl (riscv_grev GPR:$rs1, 24), (i32 16))), (GREVI GPR:$rs1, 8)>;
// We treat rev8 as a separate instruction, so match it directly. // We treat rev8 as a separate instruction, so match it directly.
def : Pat<(i32 (riscv_grev GPR:$rs1, 24)), (REV8_RV32 GPR:$rs1)>; def : Pat<(i32 (riscv_grev GPR:$rs1, 24)), (REV8_RV32 GPR:$rs1)>;
} // Predicates = [HasStdExtZbp, IsRV32] } // Predicates = [HasStdExtZbp, IsRV32]
▲ Show 20 Lines • Show All 284 Lines • Show Last 20 Lines