This is an archive of the discontinued LLVM Phabricator instance.

Differential D112535

[AMDGPU] Remove unused CSR defs
ClosedPublic

Authored by sebastian-ne on Oct 26 2021, 6:53 AM.

Details

Reviewers
arsenm
foad
Commits
rGeb16570ab004: [AMDGPU] Remove unused CSR defs
Summary

CSR_AMDGPU_VGPRs_24_255 and CSR_AMDGPU_VGPRs_32_255 are not used
anywhere, so remove them.

Diff Detail

Event Timeline

sebastian-ne created this revision.Oct 26 2021, 6:53 AM
Herald added subscribers: kerbowa, hiraditya, t-tye and 6 others. · View Herald TranscriptOct 26 2021, 6:53 AM
sebastian-ne requested review of this revision.Oct 26 2021, 6:53 AM
Herald added a project: Restricted Project. · View Herald TranscriptOct 26 2021, 6:53 AM
Herald added subscribers: llvm-commits, wdng. · View Herald Transcript
arsenm accepted this revision.Oct 26 2021, 7:00 AM
This revision is now accepted and ready to land.Oct 26 2021, 7:00 AM
This revision was landed with ongoing or failed builds.Oct 26 2021, 7:01 AM
Closed by commit rGeb16570ab004: [AMDGPU] Remove unused CSR defs (authored by sebastian-ne). · Explain Why
This revision was automatically updated to reflect the committed changes.
sebastian-ne added a commit: rGeb16570ab004: [AMDGPU] Remove unused CSR defs.
Harbormaster completed remote builds in B130685: Diff 382299.Oct 26 2021, 7:31 AM

Revision Contents

PathSize
llvm/
lib/
Target/
AMDGPU/
8 lines

Diff 382299

llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td

Show First 20 Lines • Show All 133 Lines • ▼ Show 20 Lines CCIfType<[f32, f16, v2f16] , CCAssignToReg<[
VGPR96, VGPR97, VGPR98, VGPR99, VGPR100, VGPR101, VGPR102, VGPR103, VGPR96, VGPR97, VGPR98, VGPR99, VGPR100, VGPR101, VGPR102, VGPR103,
VGPR104, VGPR105, VGPR106, VGPR107, VGPR108, VGPR109, VGPR110, VGPR111, VGPR104, VGPR105, VGPR106, VGPR107, VGPR108, VGPR109, VGPR110, VGPR111,
VGPR112, VGPR113, VGPR114, VGPR115, VGPR116, VGPR117, VGPR118, VGPR119, VGPR112, VGPR113, VGPR114, VGPR115, VGPR116, VGPR117, VGPR118, VGPR119,
VGPR120, VGPR121, VGPR122, VGPR123, VGPR124, VGPR125, VGPR126, VGPR127, VGPR120, VGPR121, VGPR122, VGPR123, VGPR124, VGPR125, VGPR126, VGPR127,
VGPR128, VGPR129, VGPR130, VGPR131, VGPR132, VGPR133, VGPR134, VGPR135 VGPR128, VGPR129, VGPR130, VGPR131, VGPR132, VGPR133, VGPR134, VGPR135
]>> ]>>
]>; ]>;
def CSR_AMDGPU_VGPRs_24_255 : CalleeSavedRegs<
(sequence "VGPR%u", 24, 255)
>;
def CSR_AMDGPU_VGPRs_32_255 : CalleeSavedRegs<
(sequence "VGPR%u", 32, 255)
>;
def CSR_AMDGPU_VGPRs : CalleeSavedRegs< def CSR_AMDGPU_VGPRs : CalleeSavedRegs<
// The CSRs & scratch-registers are interleaved at a split boundary of 8. // The CSRs & scratch-registers are interleaved at a split boundary of 8.
(add (sequence "VGPR%u", 40, 47), (add (sequence "VGPR%u", 40, 47),
(sequence "VGPR%u", 56, 63), (sequence "VGPR%u", 56, 63),
(sequence "VGPR%u", 72, 79), (sequence "VGPR%u", 72, 79),
(sequence "VGPR%u", 88, 95), (sequence "VGPR%u", 88, 95),
(sequence "VGPR%u", 104, 111), (sequence "VGPR%u", 104, 111),
(sequence "VGPR%u", 120, 127), (sequence "VGPR%u", 120, 127),
▲ Show 20 Lines • Show All 79 Lines • Show Last 20 Lines