This is an archive of the discontinued LLVM Phabricator instance.

Differential D95196

[RISCV] Add test cases for vsuxseg (RV32).
ClosedPublic

Authored by HsiangKai on Jan 21 2021, 6:46 PM.

Details

Reviewers
craig.topper
Commits
rGa28755003782: [RISCV] Add RV32 test cases for vsuxseg.

Diff Detail

Event Timeline

HsiangKai created this revision.Jan 21 2021, 6:46 PM
Herald added subscribers: frasercrmck, NickHung, evandro and 25 others. · View Herald TranscriptJan 21 2021, 6:46 PM
HsiangKai requested review of this revision.Jan 21 2021, 6:46 PM
Herald added a project: Restricted Project. · View Herald TranscriptJan 21 2021, 6:46 PM
Herald added a subscriber: MaskRay. · View Herald Transcript
HsiangKai mentioned this in D94940: [RISCV] Implement vsoxseg/vsuxseg intrinsics..Jan 21 2021, 6:50 PM
Harbormaster completed remote builds in B86211: Diff 318390.Jan 21 2021, 10:01 PM
craig.topper accepted this revision.Jan 22 2021, 10:19 AM

LGTM

This revision is now accepted and ready to land.Jan 22 2021, 10:19 AM
This revision was landed with ongoing or failed builds.Jan 22 2021, 4:56 PM
Closed by commit rGa28755003782: [RISCV] Add RV32 test cases for vsuxseg. (authored by HsiangKai). · Explain Why
This revision was automatically updated to reflect the committed changes.
HsiangKai added a commit: rGa28755003782: [RISCV] Add RV32 test cases for vsuxseg..

Revision Contents

PathSize
llvm/
test/
CodeGen/
RISCV/
rvv/
79924 lines

Diff 318692

llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv32.ll

  • This file was added.
This file has a very large number of changes (79,924 lines). Show File Contents