Peek through multiple use ops like we already for ANY_EXTEND/ANY_EXTEND_VECTOR_INREG
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Paths
| Differential D84863
[DAG][AMDGPU][X86] Add SimplifyMultipleUseDemandedBits handling for SIGN/ZERO_EXTEND + SIGN/ZERO_EXTEND_VECTOR_INREG ClosedPublic Authored by RKSimon on Jul 29 2020, 9:05 AM.
Details Summary Peek through multiple use ops like we already for ANY_EXTEND/ANY_EXTEND_VECTOR_INREG
Diff Detail
Event TimelineThis revision is now accepted and ready to land.Jul 29 2020, 9:08 AM This revision was landed with ongoing or failed builds.Jul 29 2020, 10:11 AM Closed by commit rGfdc902774e7a: [DAG][AMDGPU][X86] Add SimplifyMultipleUseDemandedBits handling for… (authored by RKSimon). · Explain Why This revision was automatically updated to reflect the committed changes.
Revision Contents
Diff 281650 llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
llvm/test/CodeGen/AMDGPU/bswap.ll
llvm/test/CodeGen/AMDGPU/fshr.ll
llvm/test/CodeGen/AMDGPU/idot8s.ll
llvm/test/CodeGen/AMDGPU/idot8u.ll
llvm/test/CodeGen/AMDGPU/saddsat.ll
llvm/test/CodeGen/AMDGPU/ssubsat.ll
llvm/test/CodeGen/AMDGPU/uaddsat.ll
llvm/test/CodeGen/AMDGPU/usubsat.ll
llvm/test/CodeGen/X86/vector-fshl-128.ll
llvm/test/CodeGen/X86/vector-fshr-128.ll
|