This is an archive of the discontinued LLVM Phabricator instance.

Differential D83381

[AMDGPU] Fix and simplify AMDGPUCodeGenPrepare::expandDivRem32
ClosedPublic

Authored by foad on Jul 8 2020, 4:26 AM.

Details

Reviewers
arsenm
rampitec
b-sumner
Commits
rGf4bd01c1918e: [AMDGPU] Fix and simplify AMDGPUCodeGenPrepare::expandDivRem32
Summary

Fix the division/remainder algorithm by adding a second quotient
refinement step, which is required in some cases like
0xFFFFFFFFu / 0x11111111u (https://bugs.llvm.org/show_bug.cgi?id=46212).

Also document, rewrite and simplify it by ensuring that we always have a
lower bound on inv(y), which simplifies the UNR step and the quotient
refinement steps.

Diff Detail

Event Timeline

foad created this revision.Jul 8 2020, 4:26 AM
Herald added a project: Restricted Project. · View Herald TranscriptJul 8 2020, 4:26 AM
Herald added subscribers: llvm-commits, kerbowa, asbirlea and 9 others. · View Herald Transcript
foad added child revisions: D83382: [AMDGPU] Fix and simplify AMDGPUTargetLowering::LowerUDIVREM, D83383: [AMDGPU] Fix and simplify AMDGPULegalizerInfo::legalizeUDIV_UREM32Impl.Jul 8 2020, 4:29 AM
Harbormaster completed remote builds in B63386: Diff 276370.Jul 8 2020, 5:01 AM
arsenm accepted this revision.Jul 8 2020, 6:41 AM
This revision is now accepted and ready to land.Jul 8 2020, 6:41 AM
Closed by commit rGf4bd01c1918e: [AMDGPU] Fix and simplify AMDGPUCodeGenPrepare::expandDivRem32 (authored by foad). · Explain WhyJul 8 2020, 11:15 AM
This revision was automatically updated to reflect the committed changes.

Revision Contents

PathSize
llvm/
lib/
Target/
AMDGPU/
172 lines
test/
CodeGen/
AMDGPU/
GlobalISel/
469 lines
463 lines
460 lines
448 lines
195 lines
3437 lines
136 lines
202 lines
1502 lines
588 lines

Diff 276370

llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp

Show First 20 Lines • Show All 1,011 Lines • ▼ Show 20 Linesstatic Value *getSign32(Value *V, IRBuilder<> &Builder, const DataLayout *DL) {
KnownBits Known = computeKnownBits(V, *DL); KnownBits Known = computeKnownBits(V, *DL);
if (Known.isNegative()) if (Known.isNegative())
return Constant::getAllOnesValue(V->getType()); return Constant::getAllOnesValue(V->getType());
if (Known.isNonNegative()) if (Known.isNonNegative())
return Constant::getNullValue(V->getType()); return Constant::getNullValue(V->getType());
return Builder.CreateAShr(V, Builder.getInt32(31)); return Builder.CreateAShr(V, Builder.getInt32(31));
} }
Value* AMDGPUCodeGenPrepare::expandDivRem32(IRBuilder<> &Builder, Value *AMDGPUCodeGenPrepare::expandDivRem32(IRBuilder<> &Builder,
BinaryOperator &I, BinaryOperator &I, Value *X,
Value *Num, Value *Den) const { Value *Y) const {
Instruction::BinaryOps Opc = I.getOpcode(); Instruction::BinaryOps Opc = I.getOpcode();
assert(Opc == Instruction::URem || Opc == Instruction::UDiv || assert(Opc == Instruction::URem || Opc == Instruction::UDiv ||
Opc == Instruction::SRem || Opc == Instruction::SDiv); Opc == Instruction::SRem || Opc == Instruction::SDiv);
FastMathFlags FMF; FastMathFlags FMF;
FMF.setFast(); FMF.setFast();
Builder.setFastMathFlags(FMF); Builder.setFastMathFlags(FMF);
if (divHasSpecialOptimization(I, Num, Den)) if (divHasSpecialOptimization(I, X, Y))
return nullptr; // Keep it for later optimization. return nullptr; // Keep it for later optimization.
bool IsDiv = Opc == Instruction::UDiv || Opc == Instruction::SDiv; bool IsDiv = Opc == Instruction::UDiv || Opc == Instruction::SDiv;
bool IsSigned = Opc == Instruction::SRem || Opc == Instruction::SDiv; bool IsSigned = Opc == Instruction::SRem || Opc == Instruction::SDiv;
Type *Ty = Num->getType(); Type *Ty = X->getType();
Type *I32Ty = Builder.getInt32Ty(); Type *I32Ty = Builder.getInt32Ty();
Type *F32Ty = Builder.getFloatTy(); Type *F32Ty = Builder.getFloatTy();
if (Ty->getScalarSizeInBits() < 32) { if (Ty->getScalarSizeInBits() < 32) {
if (IsSigned) { if (IsSigned) {
Num = Builder.CreateSExt(Num, I32Ty); X = Builder.CreateSExt(X, I32Ty);
Den = Builder.CreateSExt(Den, I32Ty); Y = Builder.CreateSExt(Y, I32Ty);
} else { } else {
Num = Builder.CreateZExt(Num, I32Ty); X = Builder.CreateZExt(X, I32Ty);
Den = Builder.CreateZExt(Den, I32Ty); Y = Builder.CreateZExt(Y, I32Ty);
} }
} }
if (Value *Res = expandDivRem24(Builder, I, Num, Den, IsDiv, IsSigned)) { if (Value *Res = expandDivRem24(Builder, I, X, Y, IsDiv, IsSigned)) {
return IsSigned ? Builder.CreateSExtOrTrunc(Res, Ty) : return IsSigned ? Builder.CreateSExtOrTrunc(Res, Ty) :
Builder.CreateZExtOrTrunc(Res, Ty); Builder.CreateZExtOrTrunc(Res, Ty);
} }
ConstantInt *Zero = Builder.getInt32(0); ConstantInt *Zero = Builder.getInt32(0);
ConstantInt *One = Builder.getInt32(1); ConstantInt *One = Builder.getInt32(1);
Value *Sign = nullptr; Value *Sign = nullptr;
if (IsSigned) { if (IsSigned) {
Value *LHSign = getSign32(Num, Builder, DL); Value *SignX = getSign32(X, Builder, DL);
Value *RHSign = getSign32(Den, Builder, DL); Value *SignY = getSign32(Y, Builder, DL);
// Remainder sign is the same as LHS // Remainder sign is the same as LHS
Sign = IsDiv ? Builder.CreateXor(LHSign, RHSign) : LHSign; Sign = IsDiv ? Builder.CreateXor(SignX, SignY) : SignX;
Num = Builder.CreateAdd(Num, LHSign); X = Builder.CreateAdd(X, SignX);
Den = Builder.CreateAdd(Den, RHSign); Y = Builder.CreateAdd(Y, SignY);
Num = Builder.CreateXor(Num, LHSign); X = Builder.CreateXor(X, SignX);
Den = Builder.CreateXor(Den, RHSign); Y = Builder.CreateXor(Y, SignY);
} }
// RCP = URECIP(Den) = 2^32 / Den + e // The algorithm here is based on ideas from "Software Integer Division", Tom
// e is rounding error. // Rodeheffer, August 2008.
Value *DEN_F32 = Builder.CreateUIToFP(Den, F32Ty); //
// unsigned udiv(unsigned x, unsigned y) {
Function *RcpDecl = Intrinsic::getDeclaration(Mod, Intrinsic::amdgcn_rcp, // // Initial estimate of inv(y). The constant is less than 2^32 to ensure
Builder.getFloatTy()); // // that this is a lower bound on inv(y), even if some of the calculations
Value *RCP_F32 = Builder.CreateCall(RcpDecl, { DEN_F32 }); // // round up.
Constant *UINT_MAX_PLUS_1 = ConstantFP::get(F32Ty, BitsToFloat(0x4f800000)); // unsigned z = (unsigned)((4294967296.0 - 512.0) * v_rcp_f32((float)y));
Value *RCP_SCALE = Builder.CreateFMul(RCP_F32, UINT_MAX_PLUS_1); //
Value *RCP = Builder.CreateFPToUI(RCP_SCALE, I32Ty); // // One round of UNR (Unsigned integer Newton-Raphson) to improve z.
// // Empirically this is guaranteed to give a "two-y" lower bound on
// RCP_LO, RCP_HI = mul(RCP, Den) */ // // inv(y).
Value *RCP_LO, *RCP_HI; // z += umulh(z, -y * z);
std::tie(RCP_LO, RCP_HI) = getMul64(Builder, RCP, Den); //
// // Quotient/remainder estimate.
// NEG_RCP_LO = -RCP_LO // unsigned q = umulh(x, z);
Value *NEG_RCP_LO = Builder.CreateNeg(RCP_LO); // unsigned r = x - q * y;
//
// ABS_RCP_LO = (RCP_HI == 0 ? NEG_RCP_LO : RCP_LO) // // Two rounds of quotient/remainder refinement.
Value *RCP_HI_0_CC = Builder.CreateICmpEQ(RCP_HI, Zero); // if (r >= y) {
Value *ABS_RCP_LO = Builder.CreateSelect(RCP_HI_0_CC, NEG_RCP_LO, RCP_LO); // ++q;
// r -= y;
// Calculate the rounding error from the URECIP instruction // }
// E = mulhu(ABS_RCP_LO, RCP) // if (r >= y) {
Value *E = getMulHu(Builder, ABS_RCP_LO, RCP); // ++q;
// r -= y;
// RCP_A_E = RCP + E // }
Value *RCP_A_E = Builder.CreateAdd(RCP, E); //
// return q;
// RCP_S_E = RCP - E // }
Value *RCP_S_E = Builder.CreateSub(RCP, E);
// Tmp0 = (RCP_HI == 0 ? RCP_A_E : RCP_SUB_E)
Value *Tmp0 = Builder.CreateSelect(RCP_HI_0_CC, RCP_A_E, RCP_S_E);
// Quotient = mulhu(Tmp0, Num)
Value *Quotient = getMulHu(Builder, Tmp0, Num);
// Num_S_Remainder = Quotient * Den
Value *Num_S_Remainder = Builder.CreateMul(Quotient, Den);
// Remainder = Num - Num_S_Remainder
Value *Remainder = Builder.CreateSub(Num, Num_S_Remainder);
// Remainder_GE_Den = Remainder >= Den;
Value *Remainder_GE_Den = Builder.CreateICmpUGE(Remainder, Den);
// Remainder_GE_Zero = Num >= Num_S_Remainder
Value *Remainder_GE_Zero = Builder.CreateICmpUGE(Num, Num_S_Remainder);
// Tmp1 = Remainder_GE_Den & Remainder_GE_Zero // Initial estimate of inv(y).
Value *Tmp1 = Builder.CreateAnd(Remainder_GE_Den, Remainder_GE_Zero); Value *FloatY = Builder.CreateUIToFP(Y, F32Ty);
Function *Rcp = Intrinsic::getDeclaration(Mod, Intrinsic::amdgcn_rcp, F32Ty);
Value *RcpY = Builder.CreateCall(Rcp, {FloatY});
Constant *Scale = ConstantFP::get(F32Ty, BitsToFloat(0x4F7FFFFE));
Value *ScaledY = Builder.CreateFMul(RcpY, Scale);
Value *Z = Builder.CreateFPToUI(ScaledY, I32Ty);
// One round of UNR.
Value *NegY = Builder.CreateSub(Zero, Y);
Value *NegYZ = Builder.CreateMul(NegY, Z);
Z = Builder.CreateAdd(Z, getMulHu(Builder, Z, NegYZ));
// Quotient/remainder estimate.
Value *Q = getMulHu(Builder, X, Z);
Value *R = Builder.CreateSub(X, Builder.CreateMul(Q, Y));
// First quotient/remainder refinement.
Value *Cond = Builder.CreateICmpUGE(R, Y);
if (IsDiv)
Q = Builder.CreateSelect(Cond, Builder.CreateAdd(Q, One), Q);
R = Builder.CreateSelect(Cond, Builder.CreateSub(R, Y), R);
// Second quotient/remainder refinement.
Cond = Builder.CreateICmpUGE(R, Y);
Value *Res; Value *Res;
if (IsDiv) { if (IsDiv)
// Quotient_A_One = Quotient + 1 Res = Builder.CreateSelect(Cond, Builder.CreateAdd(Q, One), Q);
Value *Quotient_A_One = Builder.CreateAdd(Quotient, One); else
Res = Builder.CreateSelect(Cond, Builder.CreateSub(R, Y), R);
// Quotient_S_One = Quotient - 1
Value *Quotient_S_One = Builder.CreateSub(Quotient, One);
// Div = (Tmp1 ? Quotient_A_One : Quotient)
Value *Div = Builder.CreateSelect(Tmp1, Quotient_A_One, Quotient);
// Div = (Remainder_GE_Zero ? Div : Quotient_S_One)
Res = Builder.CreateSelect(Remainder_GE_Zero, Div, Quotient_S_One);
} else {
// Remainder_S_Den = Remainder - Den
Value *Remainder_S_Den = Builder.CreateSub(Remainder, Den);
// Remainder_A_Den = Remainder + Den
Value *Remainder_A_Den = Builder.CreateAdd(Remainder, Den);
// Rem = (Tmp1 ? Remainder_S_Den : Remainder)
Value *Rem = Builder.CreateSelect(Tmp1, Remainder_S_Den, Remainder);
// Rem = (Remainder_GE_Zero ? Rem : Remainder_A_Den)
Res = Builder.CreateSelect(Remainder_GE_Zero, Rem, Remainder_A_Den);
}
if (IsSigned) { if (IsSigned) {
Res = Builder.CreateXor(Res, Sign); Res = Builder.CreateXor(Res, Sign);
Res = Builder.CreateSub(Res, Sign); Res = Builder.CreateSub(Res, Sign);
} }
Res = Builder.CreateTrunc(Res, Ty); Res = Builder.CreateTrunc(Res, Ty);
▲ Show 20 Lines • Show All 286 Lines • Show Last 20 Lines

llvm/test/CodeGen/AMDGPU/GlobalISel/sdiv.i32.ll

Show First 20 Lines • Show All 47 Lines • ▼ Show 20 Lines
; CGP-NEXT: v_ashrrev_i32_e32 v2, 31, v0 ; CGP-NEXT: v_ashrrev_i32_e32 v2, 31, v0
; CGP-NEXT: v_ashrrev_i32_e32 v3, 31, v1 ; CGP-NEXT: v_ashrrev_i32_e32 v3, 31, v1
; CGP-NEXT: v_xor_b32_e32 v4, v2, v3 ; CGP-NEXT: v_xor_b32_e32 v4, v2, v3
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v2 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v2
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v3 ; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v3
; CGP-NEXT: v_xor_b32_e32 v0, v0, v2 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v2
; CGP-NEXT: v_xor_b32_e32 v1, v1, v3 ; CGP-NEXT: v_xor_b32_e32 v1, v1, v3
; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1 ; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1
; CGP-NEXT: v_mul_lo_u32 v3, 0, v1 ; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v1
; CGP-NEXT: v_mul_lo_u32 v5, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v5, v0, 0
; CGP-NEXT: v_rcp_f32_e32 v2, v2 ; CGP-NEXT: v_rcp_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2 ; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v6, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
; CGP-NEXT: v_mul_lo_u32 v7, v2, 0 ; CGP-NEXT: v_mul_lo_u32 v6, v2, 0
; CGP-NEXT: v_mul_hi_u32 v8, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v7, 0, v3
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_mul_hi_u32 v3, v2, v3
; CGP-NEXT: v_sub_i32_e32 v9, vcc, 0, v6 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v7, v6
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v8 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v6, v3
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v3, v6, v9, vcc ; CGP-NEXT: v_mul_lo_u32 v3, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, v3, 0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_mul_hi_u32 v3, v3, v2 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v5
; CGP-NEXT: v_add_i32_e64 v6, s[4:5], v7, v6
; CGP-NEXT: v_add_i32_e64 v3, s[4:5], v6, v3
; CGP-NEXT: v_add_i32_e64 v6, s[4:5], v2, v3
; CGP-NEXT: v_sub_i32_e64 v2, s[4:5], v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v6, vcc
; CGP-NEXT: v_mul_lo_u32 v3, v2, 0
; CGP-NEXT: v_mul_hi_u32 v2, v2, v0
; CGP-NEXT: v_add_i32_e32 v3, vcc, v5, v3
; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_mul_lo_u32 v3, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v2, v1
; CGP-NEXT: v_add_i32_e32 v5, vcc, 1, v2 ; CGP-NEXT: v_add_i32_e32 v5, vcc, 1, v2
; CGP-NEXT: v_subrev_i32_e32 v6, vcc, 1, v2 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v3
; CGP-NEXT: v_sub_i32_e32 v7, vcc, v0, v3 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v3 ; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v7, v1 ; CGP-NEXT: v_sub_i32_e64 v3, s[4:5], v0, v1
; CGP-NEXT: s_and_b64 s[4:5], s[4:5], vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v2, v5, s[4:5] ; CGP-NEXT: v_add_i32_e32 v3, vcc, 1, v2
; CGP-NEXT: v_cndmask_b32_e32 v0, v6, v0, vcc ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v2, v3, vcc
; CGP-NEXT: v_xor_b32_e32 v0, v0, v4 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v4
; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%result = sdiv i32 %num, %den %result = sdiv i32 %num, %den
ret i32 %result ret i32 %result
} }
; FIXME: This is a workaround for not handling uniform VGPR case. ; FIXME: This is a workaround for not handling uniform VGPR case.
Show All 36 Lines
; GISEL-NEXT: v_subrev_i32_e32 v0, vcc, s0, v0 ; GISEL-NEXT: v_subrev_i32_e32 v0, vcc, s0, v0
; GISEL-NEXT: v_readfirstlane_b32 s0, v0 ; GISEL-NEXT: v_readfirstlane_b32 s0, v0
; GISEL-NEXT: ; return to shader part epilog ; GISEL-NEXT: ; return to shader part epilog
; ;
; CGP-LABEL: s_sdiv_i32: ; CGP-LABEL: s_sdiv_i32:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_ashr_i32 s2, s0, 31 ; CGP-NEXT: s_ashr_i32 s2, s0, 31
; CGP-NEXT: s_ashr_i32 s3, s1, 31 ; CGP-NEXT: s_ashr_i32 s3, s1, 31
; CGP-NEXT: s_xor_b32 s5, s2, s3 ; CGP-NEXT: s_xor_b32 s4, s2, s3
; CGP-NEXT: s_add_i32 s0, s0, s2 ; CGP-NEXT: s_add_i32 s0, s0, s2
; CGP-NEXT: s_add_i32 s1, s1, s3 ; CGP-NEXT: s_add_i32 s1, s1, s3
; CGP-NEXT: s_xor_b32 s2, s0, s2 ; CGP-NEXT: s_xor_b32 s0, s0, s2
; CGP-NEXT: s_xor_b32 s4, s1, s3 ; CGP-NEXT: s_xor_b32 s5, s1, s3
; CGP-NEXT: v_cvt_f32_u32_e32 v0, s4 ; CGP-NEXT: v_cvt_f32_u32_e32 v0, s5
; CGP-NEXT: s_bfe_u64 s[0:1], s[4:5], 0x200000 ; CGP-NEXT: s_sub_i32 s1, 0, s5
; CGP-NEXT: s_bfe_u64 s[6:7], s[2:3], 0x200000 ; CGP-NEXT: s_bfe_u64 s[2:3], s[0:1], 0x200000
; CGP-NEXT: v_rcp_f32_e32 v0, v0 ; CGP-NEXT: v_rcp_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v1, 0, s0 ; CGP-NEXT: v_mul_lo_u32 v1, s2, 0
; CGP-NEXT: v_mul_lo_u32 v2, 0, s6 ; CGP-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CGP-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0 ; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v3, v0, s0 ; CGP-NEXT: v_mul_lo_u32 v2, s1, v0
; CGP-NEXT: v_mul_lo_u32 v4, v0, s1 ; CGP-NEXT: v_mul_lo_u32 v3, v0, 0
; CGP-NEXT: v_mul_hi_u32 v5, v0, s0 ; CGP-NEXT: v_mul_lo_u32 v4, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v4 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v5 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v2
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v2, s3, v0
; CGP-NEXT: v_cndmask_b32_e32 v1, v3, v4, vcc ; CGP-NEXT: v_mul_hi_u32 v0, s2, v0
; CGP-NEXT: v_mul_lo_u32 v3, v1, 0
; CGP-NEXT: v_mul_hi_u32 v1, v1, v0
; CGP-NEXT: v_add_i32_e64 v3, s[0:1], v6, v3
; CGP-NEXT: v_add_i32_e64 v1, s[0:1], v3, v1
; CGP-NEXT: v_add_i32_e64 v3, s[0:1], v0, v1
; CGP-NEXT: v_sub_i32_e64 v0, s[0:1], v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; CGP-NEXT: v_mul_lo_u32 v1, v0, s7
; CGP-NEXT: v_mul_hi_u32 v0, v0, s6
; CGP-NEXT: v_add_i32_e32 v1, vcc, v2, v1 ; CGP-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; CGP-NEXT: v_add_i32_e32 v0, vcc, v1, v0 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v1, v0
; CGP-NEXT: v_mul_lo_u32 v1, v0, s4 ; CGP-NEXT: v_mul_lo_u32 v1, v0, s5
; CGP-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; CGP-NEXT: v_sub_i32_e32 v1, vcc, s0, v1
; CGP-NEXT: v_cmp_le_u32_e32 vcc, s5, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_subrev_i32_e64 v2, s[0:1], s5, v1
; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc
; CGP-NEXT: v_add_i32_e32 v2, vcc, 1, v0 ; CGP-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; CGP-NEXT: v_subrev_i32_e32 v3, vcc, 1, v0 ; CGP-NEXT: v_cmp_le_u32_e32 vcc, s5, v1
; CGP-NEXT: v_sub_i32_e32 v4, vcc, s2, v1 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, s2, v1 ; CGP-NEXT: v_xor_b32_e32 v0, s4, v0
; CGP-NEXT: v_cmp_le_u32_e64 s[0:1], s4, v4 ; CGP-NEXT: v_subrev_i32_e32 v0, vcc, s4, v0
; CGP-NEXT: s_and_b64 s[0:1], s[0:1], vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1]
; CGP-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc
; CGP-NEXT: v_xor_b32_e32 v0, s5, v0
; CGP-NEXT: v_subrev_i32_e32 v0, vcc, s5, v0
; CGP-NEXT: v_readfirstlane_b32 s0, v0 ; CGP-NEXT: v_readfirstlane_b32 s0, v0
; CGP-NEXT: ; return to shader part epilog ; CGP-NEXT: ; return to shader part epilog
%result = sdiv i32 %num, %den %result = sdiv i32 %num, %den
%readlane = call i32 @llvm.amdgcn.readfirstlane(i32 %result) %readlane = call i32 @llvm.amdgcn.readfirstlane(i32 %result)
ret i32 %readlane ret i32 %readlane
} }
define <2 x i32> @v_sdiv_v2i32(<2 x i32> %num, <2 x i32> %den) { define <2 x i32> @v_sdiv_v2i32(<2 x i32> %num, <2 x i32> %den) {
▲ Show 20 Lines • Show All 79 Lines • ▼ Show 20 Lines
; CGP-NEXT: v_xor_b32_e32 v9, v6, v7 ; CGP-NEXT: v_xor_b32_e32 v9, v6, v7
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v6 ; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v6
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7
; CGP-NEXT: v_xor_b32_e32 v0, v0, v4 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v4
; CGP-NEXT: v_xor_b32_e32 v2, v2, v5 ; CGP-NEXT: v_xor_b32_e32 v2, v2, v5
; CGP-NEXT: v_xor_b32_e32 v1, v1, v6 ; CGP-NEXT: v_xor_b32_e32 v1, v1, v6
; CGP-NEXT: v_xor_b32_e32 v3, v3, v7 ; CGP-NEXT: v_xor_b32_e32 v3, v3, v7
; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v6, v0, 0
; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3
; CGP-NEXT: v_mul_lo_u32 v10, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v10, vcc, 0, v3
; CGP-NEXT: v_mul_lo_u32 v11, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v11, v1, 0
; CGP-NEXT: v_rcp_f32_e32 v4, v4 ; CGP-NEXT: v_rcp_f32_e32 v4, v4
; CGP-NEXT: v_rcp_f32_e32 v7, v7 ; CGP-NEXT: v_rcp_f32_e32 v7, v7
; CGP-NEXT: v_mul_f32_e32 v4, 0x4f800000, v4 ; CGP-NEXT: v_mul_f32_e32 v4, 0x4f7ffffe, v4
; CGP-NEXT: v_mul_f32_e32 v7, 0x4f800000, v7 ; CGP-NEXT: v_mul_f32_e32 v7, 0x4f7ffffe, v7
; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4 ; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7 ; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7
; CGP-NEXT: v_mul_lo_u32 v12, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v4
; CGP-NEXT: v_mul_lo_u32 v13, v4, 0 ; CGP-NEXT: v_mul_lo_u32 v12, v4, 0
; CGP-NEXT: v_mul_hi_u32 v14, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v10, v10, v7
; CGP-NEXT: v_mul_lo_u32 v15, v7, v3 ; CGP-NEXT: v_mul_lo_u32 v13, v7, 0
; CGP-NEXT: v_mul_lo_u32 v16, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v14, 0, v5
; CGP-NEXT: v_mul_hi_u32 v17, v7, v3 ; CGP-NEXT: v_mul_hi_u32 v5, v4, v5
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v13 ; CGP-NEXT: v_mul_lo_u32 v15, 0, v10
; CGP-NEXT: v_sub_i32_e32 v18, vcc, 0, v12 ; CGP-NEXT: v_mul_hi_u32 v10, v7, v10
; CGP-NEXT: v_add_i32_e32 v10, vcc, v10, v16 ; CGP-NEXT: v_add_i32_e32 v12, vcc, v14, v12
; CGP-NEXT: v_sub_i32_e32 v19, vcc, 0, v15 ; CGP-NEXT: v_add_i32_e32 v13, vcc, v15, v13
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v14 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v12, v5
; CGP-NEXT: v_add_i32_e32 v10, vcc, v10, v17 ; CGP-NEXT: v_add_i32_e32 v10, vcc, v13, v10
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v5
; CGP-NEXT: v_cndmask_b32_e32 v5, v12, v18, vcc ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v10
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v10 ; CGP-NEXT: v_mul_lo_u32 v7, 0, v4
; CGP-NEXT: v_cndmask_b32_e64 v10, v15, v19, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v4, v0, v4
; CGP-NEXT: v_mul_lo_u32 v12, v5, 0 ; CGP-NEXT: v_mul_lo_u32 v10, 0, v5
; CGP-NEXT: v_mul_hi_u32 v5, v5, v4 ; CGP-NEXT: v_mul_hi_u32 v5, v1, v5
; CGP-NEXT: v_mul_lo_u32 v14, v10, 0 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v7, v6
; CGP-NEXT: v_mul_hi_u32 v10, v10, v7 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v10, v11
; CGP-NEXT: v_add_i32_e64 v12, s[6:7], v13, v12
; CGP-NEXT: v_add_i32_e64 v13, s[6:7], v16, v14
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v12, v5
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v13, v10
; CGP-NEXT: v_add_i32_e64 v12, s[6:7], v4, v5
; CGP-NEXT: v_sub_i32_e64 v4, s[6:7], v4, v5
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v7, v10
; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v7, v10
; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v12, vcc
; CGP-NEXT: v_cndmask_b32_e64 v5, v7, v5, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v7, v4, 0
; CGP-NEXT: v_mul_hi_u32 v4, v4, v0
; CGP-NEXT: v_mul_lo_u32 v10, v5, 0
; CGP-NEXT: v_mul_hi_u32 v5, v5, v1
; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v11, v10
; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4
; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5
; CGP-NEXT: v_mul_lo_u32 v6, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v6, v4, v2
; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v4 ; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v4
; CGP-NEXT: v_subrev_i32_e32 v10, vcc, 1, v4 ; CGP-NEXT: v_mul_lo_u32 v10, v5, v3
; CGP-NEXT: v_mul_lo_u32 v11, v5, v3 ; CGP-NEXT: v_add_i32_e32 v11, vcc, 1, v5
; CGP-NEXT: v_add_i32_e32 v12, vcc, 1, v5 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v6
; CGP-NEXT: v_subrev_i32_e32 v13, vcc, 1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v10
; CGP-NEXT: v_sub_i32_e32 v14, vcc, v0, v6 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v6 ; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v7, vcc
; CGP-NEXT: v_sub_i32_e64 v0, s[4:5], v1, v11 ; CGP-NEXT: v_sub_i32_e64 v6, s[4:5], v0, v2
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v11 ; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v14, v2 ; CGP-NEXT: v_cndmask_b32_e64 v5, v5, v11, s[4:5]
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v0, v3 ; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v1, v3
; CGP-NEXT: s_and_b64 s[6:7], s[6:7], vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v6, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v4, v7, s[6:7] ; CGP-NEXT: v_add_i32_e32 v6, vcc, 1, v4
; CGP-NEXT: s_and_b64 s[6:7], s[8:9], s[4:5] ; CGP-NEXT: v_cndmask_b32_e64 v1, v1, v7, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v5, v12, s[6:7] ; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v5
; CGP-NEXT: v_cndmask_b32_e32 v0, v10, v0, vcc ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e64 v1, v13, v1, s[4:5] ; CGP-NEXT: v_cndmask_b32_e32 v0, v4, v6, vcc
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v5, v7, vcc
; CGP-NEXT: v_xor_b32_e32 v0, v0, v8 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v8
; CGP-NEXT: v_xor_b32_e32 v1, v1, v9 ; CGP-NEXT: v_xor_b32_e32 v1, v1, v9
; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v8 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v8
; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v9 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v9
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%result = sdiv <2 x i32> %num, %den %result = sdiv <2 x i32> %num, %den
ret <2 x i32> %result ret <2 x i32> %result
} }
▲ Show 20 Lines • Show All 455 Lines • ▼ Show 20 Lines
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v4 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v4
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v5 ; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v5
; CGP-NEXT: v_ashrrev_i32_e32 v6, 31, v2 ; CGP-NEXT: v_ashrrev_i32_e32 v6, 31, v2
; CGP-NEXT: v_xor_b32_e32 v0, v0, v4 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v4
; CGP-NEXT: v_ashrrev_i32_e32 v7, 31, v3 ; CGP-NEXT: v_ashrrev_i32_e32 v7, 31, v3
; CGP-NEXT: v_xor_b32_e32 v1, v1, v5 ; CGP-NEXT: v_xor_b32_e32 v1, v1, v5
; CGP-NEXT: v_xor_b32_e32 v4, v4, v6 ; CGP-NEXT: v_xor_b32_e32 v4, v4, v6
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v6 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v6
; CGP-NEXT: v_mul_lo_u32 v8, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v8, v0, 0
; CGP-NEXT: v_xor_b32_e32 v5, v5, v7 ; CGP-NEXT: v_xor_b32_e32 v5, v5, v7
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7
; CGP-NEXT: v_mul_lo_u32 v9, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v9, v1, 0
; CGP-NEXT: v_xor_b32_e32 v2, v2, v6 ; CGP-NEXT: v_xor_b32_e32 v2, v2, v6
; CGP-NEXT: v_xor_b32_e32 v3, v3, v7 ; CGP-NEXT: v_xor_b32_e32 v3, v3, v7
; CGP-NEXT: v_cvt_f32_u32_e32 v6, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v6, v2
; CGP-NEXT: v_mul_lo_u32 v7, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v7, vcc, 0, v2
; CGP-NEXT: v_cvt_f32_u32_e32 v10, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v10, v3
; CGP-NEXT: v_mul_lo_u32 v11, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v11, vcc, 0, v3
; CGP-NEXT: v_rcp_f32_e32 v6, v6 ; CGP-NEXT: v_rcp_f32_e32 v6, v6
; CGP-NEXT: v_rcp_f32_e32 v10, v10 ; CGP-NEXT: v_rcp_f32_e32 v10, v10
; CGP-NEXT: v_mul_f32_e32 v6, 0x4f800000, v6 ; CGP-NEXT: v_mul_f32_e32 v6, 0x4f7ffffe, v6
; CGP-NEXT: v_mul_f32_e32 v10, 0x4f800000, v10 ; CGP-NEXT: v_mul_f32_e32 v10, 0x4f7ffffe, v10
; CGP-NEXT: v_cvt_u32_f32_e32 v6, v6 ; CGP-NEXT: v_cvt_u32_f32_e32 v6, v6
; CGP-NEXT: v_cvt_u32_f32_e32 v10, v10 ; CGP-NEXT: v_cvt_u32_f32_e32 v10, v10
; CGP-NEXT: v_mul_lo_u32 v12, v6, v2 ; CGP-NEXT: v_mul_lo_u32 v7, v7, v6
; CGP-NEXT: v_mul_lo_u32 v13, v6, 0 ; CGP-NEXT: v_mul_lo_u32 v12, v6, 0
; CGP-NEXT: v_mul_hi_u32 v14, v6, v2 ; CGP-NEXT: v_mul_lo_u32 v11, v11, v10
; CGP-NEXT: v_mul_lo_u32 v15, v10, v3 ; CGP-NEXT: v_mul_lo_u32 v13, v10, 0
; CGP-NEXT: v_mul_lo_u32 v16, v10, 0 ; CGP-NEXT: v_mul_lo_u32 v14, 0, v7
; CGP-NEXT: v_mul_hi_u32 v17, v10, v3 ; CGP-NEXT: v_mul_hi_u32 v7, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v7, v13 ; CGP-NEXT: v_mul_lo_u32 v15, 0, v11
; CGP-NEXT: v_sub_i32_e32 v18, vcc, 0, v12 ; CGP-NEXT: v_mul_hi_u32 v11, v10, v11
; CGP-NEXT: v_add_i32_e32 v11, vcc, v11, v16 ; CGP-NEXT: v_add_i32_e32 v12, vcc, v14, v12
; CGP-NEXT: v_sub_i32_e32 v19, vcc, 0, v15 ; CGP-NEXT: v_add_i32_e32 v13, vcc, v15, v13
; CGP-NEXT: v_add_i32_e32 v7, vcc, v7, v14 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v12, v7
; CGP-NEXT: v_add_i32_e32 v11, vcc, v11, v17 ; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v7 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_cndmask_b32_e32 v7, v12, v18, vcc ; CGP-NEXT: v_add_i32_e32 v7, vcc, v10, v11
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v11 ; CGP-NEXT: v_mul_lo_u32 v10, 0, v6
; CGP-NEXT: v_cndmask_b32_e64 v11, v15, v19, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v6, v0, v6
; CGP-NEXT: v_mul_lo_u32 v12, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v11, 0, v7
; CGP-NEXT: v_mul_hi_u32 v7, v7, v6 ; CGP-NEXT: v_mul_hi_u32 v7, v1, v7
; CGP-NEXT: v_mul_lo_u32 v14, v11, 0 ; CGP-NEXT: v_add_i32_e32 v8, vcc, v10, v8
; CGP-NEXT: v_mul_hi_u32 v11, v11, v10 ; CGP-NEXT: v_add_i32_e32 v9, vcc, v11, v9
; CGP-NEXT: v_add_i32_e64 v12, s[6:7], v13, v12
; CGP-NEXT: v_add_i32_e64 v13, s[6:7], v16, v14
; CGP-NEXT: v_add_i32_e64 v7, s[6:7], v12, v7
; CGP-NEXT: v_add_i32_e64 v11, s[6:7], v13, v11
; CGP-NEXT: v_add_i32_e64 v12, s[6:7], v6, v7
; CGP-NEXT: v_sub_i32_e64 v6, s[6:7], v6, v7
; CGP-NEXT: v_add_i32_e64 v7, s[6:7], v10, v11
; CGP-NEXT: v_sub_i32_e64 v10, s[6:7], v10, v11
; CGP-NEXT: v_cndmask_b32_e32 v6, v6, v12, vcc
; CGP-NEXT: v_cndmask_b32_e64 v7, v10, v7, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v10, v6, 0
; CGP-NEXT: v_mul_hi_u32 v6, v6, v0
; CGP-NEXT: v_mul_lo_u32 v11, v7, 0
; CGP-NEXT: v_mul_hi_u32 v7, v7, v1
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v10
; CGP-NEXT: v_add_i32_e32 v9, vcc, v9, v11
; CGP-NEXT: v_add_i32_e32 v6, vcc, v8, v6 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v8, v6
; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v7 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v7
; CGP-NEXT: v_mul_lo_u32 v8, v6, v2 ; CGP-NEXT: v_mul_lo_u32 v8, v6, v2
; CGP-NEXT: v_add_i32_e32 v9, vcc, 1, v6 ; CGP-NEXT: v_add_i32_e32 v9, vcc, 1, v6
; CGP-NEXT: v_subrev_i32_e32 v10, vcc, 1, v6 ; CGP-NEXT: v_mul_lo_u32 v10, v7, v3
; CGP-NEXT: v_mul_lo_u32 v11, v7, v3 ; CGP-NEXT: v_add_i32_e32 v11, vcc, 1, v7
; CGP-NEXT: v_add_i32_e32 v12, vcc, 1, v7 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v8
; CGP-NEXT: v_subrev_i32_e32 v13, vcc, 1, v7 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v10
; CGP-NEXT: v_sub_i32_e32 v14, vcc, v0, v8 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v8 ; CGP-NEXT: v_cndmask_b32_e32 v6, v6, v9, vcc
; CGP-NEXT: v_sub_i32_e64 v0, s[4:5], v1, v11 ; CGP-NEXT: v_sub_i32_e64 v8, s[4:5], v0, v2
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v11 ; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v14, v2 ; CGP-NEXT: v_cndmask_b32_e64 v7, v7, v11, s[4:5]
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v0, v3 ; CGP-NEXT: v_sub_i32_e64 v9, s[6:7], v1, v3
; CGP-NEXT: s_and_b64 s[6:7], s[6:7], vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v8, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v6, v9, s[6:7] ; CGP-NEXT: v_add_i32_e32 v8, vcc, 1, v6
; CGP-NEXT: s_and_b64 s[6:7], s[8:9], s[4:5] ; CGP-NEXT: v_cndmask_b32_e64 v1, v1, v9, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v7, v12, s[6:7] ; CGP-NEXT: v_add_i32_e32 v9, vcc, 1, v7
; CGP-NEXT: v_cndmask_b32_e32 v0, v10, v0, vcc ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e64 v1, v13, v1, s[4:5] ; CGP-NEXT: v_cndmask_b32_e32 v0, v6, v8, vcc
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v7, v9, vcc
; CGP-NEXT: v_xor_b32_e32 v0, v0, v4 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v4
; CGP-NEXT: v_xor_b32_e32 v1, v1, v5 ; CGP-NEXT: v_xor_b32_e32 v1, v1, v5
; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4
; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v5
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y %shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y
%r = sdiv <2 x i32> %x, %shl.y %r = sdiv <2 x i32> %x, %shl.y
ret <2 x i32> %r ret <2 x i32> %r
▲ Show 20 Lines • Show All 42 Lines • ▼ Show 20 Lines
; ;
; CGP-LABEL: v_sdiv_i32_24bit: ; CGP-LABEL: v_sdiv_i32_24bit:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: s_mov_b32 s4, 0xffffff ; CGP-NEXT: s_mov_b32 s4, 0xffffff
; CGP-NEXT: v_and_b32_e32 v0, s4, v0 ; CGP-NEXT: v_and_b32_e32 v0, s4, v0
; CGP-NEXT: v_and_b32_e32 v1, s4, v1 ; CGP-NEXT: v_and_b32_e32 v1, s4, v1
; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1 ; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1
; CGP-NEXT: v_mul_lo_u32 v3, 0, v1 ; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v1
; CGP-NEXT: v_mul_lo_u32 v4, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v4, v0, 0
; CGP-NEXT: v_rcp_f32_e32 v2, v2 ; CGP-NEXT: v_rcp_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2 ; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v5, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
; CGP-NEXT: v_mul_lo_u32 v6, v2, 0 ; CGP-NEXT: v_mul_lo_u32 v5, v2, 0
; CGP-NEXT: v_mul_hi_u32 v7, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v6, 0, v3
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v6 ; CGP-NEXT: v_mul_hi_u32 v3, v2, v3
; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v6, v5
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v5, v3
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v3, v5, v8, vcc ; CGP-NEXT: v_mul_lo_u32 v3, 0, v2
; CGP-NEXT: v_mul_lo_u32 v5, v3, 0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_mul_hi_u32 v3, v3, v2 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v4
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v6, v5
; CGP-NEXT: v_add_i32_e64 v3, s[4:5], v5, v3
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v2, v3
; CGP-NEXT: v_sub_i32_e64 v2, s[4:5], v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; CGP-NEXT: v_mul_lo_u32 v3, v2, 0
; CGP-NEXT: v_mul_hi_u32 v2, v2, v0
; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_mul_lo_u32 v3, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v2, v1
; CGP-NEXT: v_add_i32_e32 v4, vcc, 1, v2 ; CGP-NEXT: v_add_i32_e32 v4, vcc, 1, v2
; CGP-NEXT: v_subrev_i32_e32 v5, vcc, 1, v2 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v3
; CGP-NEXT: v_sub_i32_e32 v6, vcc, v0, v3 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v3 ; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v6, v1 ; CGP-NEXT: v_sub_i32_e64 v3, s[4:5], v0, v1
; CGP-NEXT: s_and_b64 s[4:5], s[4:5], vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v2, v4, s[4:5] ; CGP-NEXT: v_add_i32_e32 v3, vcc, 1, v2
; CGP-NEXT: v_cndmask_b32_e32 v0, v5, v0, vcc ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v2, v3, vcc
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%num.mask = and i32 %num, 16777215 %num.mask = and i32 %num, 16777215
%den.mask = and i32 %den, 16777215 %den.mask = and i32 %den, 16777215
%result = sdiv i32 %num.mask, %den.mask %result = sdiv i32 %num.mask, %den.mask
ret i32 %result ret i32 %result
} }
define <2 x i32> @v_sdiv_v2i32_24bit(<2 x i32> %num, <2 x i32> %den) { define <2 x i32> @v_sdiv_v2i32_24bit(<2 x i32> %num, <2 x i32> %den) {
▲ Show 20 Lines • Show All 75 Lines • ▼ Show 20 Lines
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: s_mov_b32 s4, 0xffffff ; CGP-NEXT: s_mov_b32 s4, 0xffffff
; CGP-NEXT: v_and_b32_e32 v0, s4, v0 ; CGP-NEXT: v_and_b32_e32 v0, s4, v0
; CGP-NEXT: v_and_b32_e32 v1, s4, v1 ; CGP-NEXT: v_and_b32_e32 v1, s4, v1
; CGP-NEXT: v_and_b32_e32 v2, s4, v2 ; CGP-NEXT: v_and_b32_e32 v2, s4, v2
; CGP-NEXT: v_and_b32_e32 v3, s4, v3 ; CGP-NEXT: v_and_b32_e32 v3, s4, v3
; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v6, v0, 0
; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3
; CGP-NEXT: v_mul_lo_u32 v8, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v3
; CGP-NEXT: v_mul_lo_u32 v9, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v9, v1, 0
; CGP-NEXT: v_rcp_f32_e32 v4, v4 ; CGP-NEXT: v_rcp_f32_e32 v4, v4
; CGP-NEXT: v_rcp_f32_e32 v7, v7 ; CGP-NEXT: v_rcp_f32_e32 v7, v7
; CGP-NEXT: v_mul_f32_e32 v4, 0x4f800000, v4 ; CGP-NEXT: v_mul_f32_e32 v4, 0x4f7ffffe, v4
; CGP-NEXT: v_mul_f32_e32 v7, 0x4f800000, v7 ; CGP-NEXT: v_mul_f32_e32 v7, 0x4f7ffffe, v7
; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4 ; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7 ; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7
; CGP-NEXT: v_mul_lo_u32 v10, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v4
; CGP-NEXT: v_mul_lo_u32 v11, v4, 0 ; CGP-NEXT: v_mul_lo_u32 v10, v4, 0
; CGP-NEXT: v_mul_hi_u32 v12, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v8, v8, v7
; CGP-NEXT: v_mul_lo_u32 v13, v7, v3 ; CGP-NEXT: v_mul_lo_u32 v11, v7, 0
; CGP-NEXT: v_mul_lo_u32 v14, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v12, 0, v5
; CGP-NEXT: v_mul_hi_u32 v15, v7, v3 ; CGP-NEXT: v_mul_hi_u32 v5, v4, v5
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v11 ; CGP-NEXT: v_mul_lo_u32 v13, 0, v8
; CGP-NEXT: v_sub_i32_e32 v16, vcc, 0, v10 ; CGP-NEXT: v_mul_hi_u32 v8, v7, v8
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v14 ; CGP-NEXT: v_add_i32_e32 v10, vcc, v12, v10
; CGP-NEXT: v_sub_i32_e32 v17, vcc, 0, v13 ; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v12 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v10, v5
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v15 ; CGP-NEXT: v_add_i32_e32 v8, vcc, v11, v8
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v5
; CGP-NEXT: v_cndmask_b32_e32 v5, v10, v16, vcc ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v8
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v8 ; CGP-NEXT: v_mul_lo_u32 v7, 0, v4
; CGP-NEXT: v_cndmask_b32_e64 v8, v13, v17, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v4, v0, v4
; CGP-NEXT: v_mul_lo_u32 v10, v5, 0 ; CGP-NEXT: v_mul_lo_u32 v8, 0, v5
; CGP-NEXT: v_mul_hi_u32 v5, v5, v4 ; CGP-NEXT: v_mul_hi_u32 v5, v1, v5
; CGP-NEXT: v_mul_lo_u32 v12, v8, 0 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v7, v6
; CGP-NEXT: v_mul_hi_u32 v8, v8, v7 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v8, v9
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v11, v10
; CGP-NEXT: v_add_i32_e64 v11, s[6:7], v14, v12
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v10, v5
; CGP-NEXT: v_add_i32_e64 v8, s[6:7], v11, v8
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v4, v5
; CGP-NEXT: v_sub_i32_e64 v4, s[6:7], v4, v5
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v7, v8
; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v7, v8
; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v10, vcc
; CGP-NEXT: v_cndmask_b32_e64 v5, v7, v5, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v7, v4, 0
; CGP-NEXT: v_mul_hi_u32 v4, v4, v0
; CGP-NEXT: v_mul_lo_u32 v8, v5, 0
; CGP-NEXT: v_mul_hi_u32 v5, v5, v1
; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v8
; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4
; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5
; CGP-NEXT: v_mul_lo_u32 v6, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v6, v4, v2
; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v4 ; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v4
; CGP-NEXT: v_subrev_i32_e32 v8, vcc, 1, v4 ; CGP-NEXT: v_mul_lo_u32 v8, v5, v3
; CGP-NEXT: v_mul_lo_u32 v9, v5, v3 ; CGP-NEXT: v_add_i32_e32 v9, vcc, 1, v5
; CGP-NEXT: v_add_i32_e32 v10, vcc, 1, v5 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v6
; CGP-NEXT: v_subrev_i32_e32 v11, vcc, 1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v8
; CGP-NEXT: v_sub_i32_e32 v12, vcc, v0, v6 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v6 ; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v7, vcc
; CGP-NEXT: v_sub_i32_e64 v0, s[4:5], v1, v9 ; CGP-NEXT: v_sub_i32_e64 v6, s[4:5], v0, v2
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v9 ; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v12, v2 ; CGP-NEXT: v_cndmask_b32_e64 v5, v5, v9, s[4:5]
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v0, v3 ; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v1, v3
; CGP-NEXT: s_and_b64 s[6:7], s[6:7], vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v6, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v4, v7, s[6:7] ; CGP-NEXT: v_add_i32_e32 v6, vcc, 1, v4
; CGP-NEXT: s_and_b64 s[6:7], s[8:9], s[4:5] ; CGP-NEXT: v_cndmask_b32_e64 v1, v1, v7, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v5, v10, s[6:7] ; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v5
; CGP-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e64 v1, v11, v1, s[4:5] ; CGP-NEXT: v_cndmask_b32_e32 v0, v4, v6, vcc
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v5, v7, vcc
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%num.mask = and <2 x i32> %num, <i32 16777215, i32 16777215> %num.mask = and <2 x i32> %num, <i32 16777215, i32 16777215>
%den.mask = and <2 x i32> %den, <i32 16777215, i32 16777215> %den.mask = and <2 x i32> %den, <i32 16777215, i32 16777215>
%result = sdiv <2 x i32> %num.mask, %den.mask %result = sdiv <2 x i32> %num.mask, %den.mask
ret <2 x i32> %result ret <2 x i32> %result
} }

llvm/test/CodeGen/AMDGPU/GlobalISel/srem.i32.ll

Show First 20 Lines • Show All 45 Lines • ▼ Show 20 Lines
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: v_ashrrev_i32_e32 v2, 31, v0 ; CGP-NEXT: v_ashrrev_i32_e32 v2, 31, v0
; CGP-NEXT: v_ashrrev_i32_e32 v3, 31, v1 ; CGP-NEXT: v_ashrrev_i32_e32 v3, 31, v1
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v2 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v2
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v3 ; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v3
; CGP-NEXT: v_xor_b32_e32 v0, v0, v2 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v2
; CGP-NEXT: v_xor_b32_e32 v1, v1, v3 ; CGP-NEXT: v_xor_b32_e32 v1, v1, v3
; CGP-NEXT: v_cvt_f32_u32_e32 v3, v1 ; CGP-NEXT: v_cvt_f32_u32_e32 v3, v1
; CGP-NEXT: v_mul_lo_u32 v4, 0, v1 ; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v1
; CGP-NEXT: v_mul_lo_u32 v5, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v5, v0, 0
; CGP-NEXT: v_rcp_f32_e32 v3, v3 ; CGP-NEXT: v_rcp_f32_e32 v3, v3
; CGP-NEXT: v_mul_f32_e32 v3, 0x4f800000, v3 ; CGP-NEXT: v_mul_f32_e32 v3, 0x4f7ffffe, v3
; CGP-NEXT: v_cvt_u32_f32_e32 v3, v3 ; CGP-NEXT: v_cvt_u32_f32_e32 v3, v3
; CGP-NEXT: v_mul_lo_u32 v6, v3, v1 ; CGP-NEXT: v_mul_lo_u32 v4, v4, v3
; CGP-NEXT: v_mul_lo_u32 v7, v3, 0 ; CGP-NEXT: v_mul_lo_u32 v6, v3, 0
; CGP-NEXT: v_mul_hi_u32 v8, v3, v1 ; CGP-NEXT: v_mul_lo_u32 v7, 0, v4
; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v7 ; CGP-NEXT: v_mul_hi_u32 v4, v3, v4
; CGP-NEXT: v_sub_i32_e32 v9, vcc, 0, v6 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v7, v6
; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v8 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v4
; CGP-NEXT: v_cndmask_b32_e32 v4, v6, v9, vcc ; CGP-NEXT: v_mul_lo_u32 v4, 0, v3
; CGP-NEXT: v_mul_lo_u32 v6, v4, 0 ; CGP-NEXT: v_mul_hi_u32 v3, v0, v3
; CGP-NEXT: v_mul_hi_u32 v4, v4, v3 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v5
; CGP-NEXT: v_add_i32_e64 v6, s[4:5], v7, v6
; CGP-NEXT: v_add_i32_e64 v4, s[4:5], v6, v4
; CGP-NEXT: v_add_i32_e64 v6, s[4:5], v3, v4
; CGP-NEXT: v_sub_i32_e64 v3, s[4:5], v3, v4
; CGP-NEXT: v_cndmask_b32_e32 v3, v3, v6, vcc
; CGP-NEXT: v_mul_lo_u32 v4, v3, 0
; CGP-NEXT: v_mul_hi_u32 v3, v3, v0
; CGP-NEXT: v_add_i32_e32 v4, vcc, v5, v4
; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_mul_lo_u32 v3, v3, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v3, v1
; CGP-NEXT: v_sub_i32_e32 v4, vcc, v0, v3 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v3
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v4, v1 ; CGP-NEXT: v_sub_i32_e32 v3, vcc, v0, v1
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v4, v1 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v3 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; CGP-NEXT: v_sub_i32_e64 v0, s[6:7], v4, v1 ; CGP-NEXT: v_sub_i32_e32 v3, vcc, v0, v1
; CGP-NEXT: s_and_b64 vcc, vcc, s[4:5] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v4, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v5, v0, s[4:5]
; CGP-NEXT: v_xor_b32_e32 v0, v0, v2 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v2
; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v2 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v2
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%result = srem i32 %num, %den %result = srem i32 %num, %den
ret i32 %result ret i32 %result
} }
; FIXME: This is a workaround for not handling uniform VGPR case. ; FIXME: This is a workaround for not handling uniform VGPR case.
Show All 33 Lines
; GISEL-NEXT: v_cndmask_b32_e64 v0, v2, v0, s[0:1] ; GISEL-NEXT: v_cndmask_b32_e64 v0, v2, v0, s[0:1]
; GISEL-NEXT: v_xor_b32_e32 v0, s4, v0 ; GISEL-NEXT: v_xor_b32_e32 v0, s4, v0
; GISEL-NEXT: v_subrev_i32_e32 v0, vcc, s4, v0 ; GISEL-NEXT: v_subrev_i32_e32 v0, vcc, s4, v0
; GISEL-NEXT: v_readfirstlane_b32 s0, v0 ; GISEL-NEXT: v_readfirstlane_b32 s0, v0
; GISEL-NEXT: ; return to shader part epilog ; GISEL-NEXT: ; return to shader part epilog
; ;
; CGP-LABEL: s_srem_i32: ; CGP-LABEL: s_srem_i32:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_ashr_i32 s5, s0, 31 ; CGP-NEXT: s_ashr_i32 s4, s0, 31
; CGP-NEXT: s_ashr_i32 s3, s1, 31 ; CGP-NEXT: s_ashr_i32 s2, s1, 31
; CGP-NEXT: s_add_i32 s0, s0, s5 ; CGP-NEXT: s_add_i32 s0, s0, s4
; CGP-NEXT: s_add_i32 s1, s1, s3 ; CGP-NEXT: s_add_i32 s1, s1, s2
; CGP-NEXT: s_xor_b32 s2, s0, s5 ; CGP-NEXT: s_xor_b32 s0, s0, s4
; CGP-NEXT: s_xor_b32 s4, s1, s3 ; CGP-NEXT: s_xor_b32 s1, s1, s2
; CGP-NEXT: v_cvt_f32_u32_e32 v0, s4 ; CGP-NEXT: v_cvt_f32_u32_e32 v0, s1
; CGP-NEXT: s_bfe_u64 s[0:1], s[4:5], 0x200000 ; CGP-NEXT: s_sub_i32 s5, 0, s1
; CGP-NEXT: s_bfe_u64 s[6:7], s[2:3], 0x200000 ; CGP-NEXT: s_bfe_u64 s[2:3], s[0:1], 0x200000
; CGP-NEXT: v_rcp_f32_e32 v0, v0 ; CGP-NEXT: v_rcp_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v1, 0, s0 ; CGP-NEXT: v_mul_lo_u32 v1, s2, 0
; CGP-NEXT: v_mul_lo_u32 v2, 0, s6 ; CGP-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CGP-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0 ; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v3, v0, s0 ; CGP-NEXT: v_mul_lo_u32 v2, s5, v0
; CGP-NEXT: v_mul_lo_u32 v4, v0, s1 ; CGP-NEXT: v_mul_lo_u32 v3, v0, 0
; CGP-NEXT: v_mul_hi_u32 v5, v0, s0 ; CGP-NEXT: v_mul_lo_u32 v4, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v4 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v5 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v2
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v2, s3, v0
; CGP-NEXT: v_cndmask_b32_e32 v1, v3, v4, vcc ; CGP-NEXT: v_mul_hi_u32 v0, s2, v0
; CGP-NEXT: v_mul_lo_u32 v3, v1, 0
; CGP-NEXT: v_mul_hi_u32 v1, v1, v0
; CGP-NEXT: v_add_i32_e64 v3, s[0:1], v6, v3
; CGP-NEXT: v_add_i32_e64 v1, s[0:1], v3, v1
; CGP-NEXT: v_add_i32_e64 v3, s[0:1], v0, v1
; CGP-NEXT: v_sub_i32_e64 v0, s[0:1], v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; CGP-NEXT: v_mul_lo_u32 v1, v0, s7
; CGP-NEXT: v_mul_hi_u32 v0, v0, s6
; CGP-NEXT: v_add_i32_e32 v1, vcc, v2, v1 ; CGP-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; CGP-NEXT: v_add_i32_e32 v0, vcc, v1, v0 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v1, v0
; CGP-NEXT: v_mul_lo_u32 v0, v0, s4 ; CGP-NEXT: v_mul_lo_u32 v0, v0, s1
; CGP-NEXT: v_sub_i32_e32 v1, vcc, s2, v0 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, s0, v0
; CGP-NEXT: v_cmp_le_u32_e32 vcc, s4, v1 ; CGP-NEXT: v_subrev_i32_e32 v1, vcc, s1, v0
; CGP-NEXT: v_add_i32_e64 v2, s[0:1], s4, v1 ; CGP-NEXT: v_cmp_le_u32_e32 vcc, s1, v0
; CGP-NEXT: v_cmp_ge_u32_e64 s[0:1], s2, v0 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v1, vcc
; CGP-NEXT: v_subrev_i32_e64 v0, s[2:3], s4, v1 ; CGP-NEXT: v_subrev_i32_e32 v1, vcc, s1, v0
; CGP-NEXT: s_and_b64 vcc, vcc, s[0:1] ; CGP-NEXT: v_cmp_le_u32_e32 vcc, s1, v0
; CGP-NEXT: v_cndmask_b32_e32 v0, v1, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v1, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v2, v0, s[0:1] ; CGP-NEXT: v_xor_b32_e32 v0, s4, v0
; CGP-NEXT: v_xor_b32_e32 v0, s5, v0 ; CGP-NEXT: v_subrev_i32_e32 v0, vcc, s4, v0
; CGP-NEXT: v_subrev_i32_e32 v0, vcc, s5, v0
; CGP-NEXT: v_readfirstlane_b32 s0, v0 ; CGP-NEXT: v_readfirstlane_b32 s0, v0
; CGP-NEXT: ; return to shader part epilog ; CGP-NEXT: ; return to shader part epilog
%result = srem i32 %num, %den %result = srem i32 %num, %den
%readlane = call i32 @llvm.amdgcn.readfirstlane(i32 %result) %readlane = call i32 @llvm.amdgcn.readfirstlane(i32 %result)
ret i32 %readlane ret i32 %readlane
} }
define <2 x i32> @v_srem_v2i32(<2 x i32> %num, <2 x i32> %den) { define <2 x i32> @v_srem_v2i32(<2 x i32> %num, <2 x i32> %den) {
▲ Show 20 Lines • Show All 75 Lines • ▼ Show 20 Lines
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v5 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v5
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v6 ; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v6
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7
; CGP-NEXT: v_xor_b32_e32 v0, v0, v4 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v4
; CGP-NEXT: v_xor_b32_e32 v2, v2, v5 ; CGP-NEXT: v_xor_b32_e32 v2, v2, v5
; CGP-NEXT: v_xor_b32_e32 v1, v1, v6 ; CGP-NEXT: v_xor_b32_e32 v1, v1, v6
; CGP-NEXT: v_xor_b32_e32 v3, v3, v7 ; CGP-NEXT: v_xor_b32_e32 v3, v3, v7
; CGP-NEXT: v_cvt_f32_u32_e32 v5, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v5, v2
; CGP-NEXT: v_mul_lo_u32 v7, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v7, vcc, 0, v2
; CGP-NEXT: v_mul_lo_u32 v8, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v8, v0, 0
; CGP-NEXT: v_cvt_f32_u32_e32 v9, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v9, v3
; CGP-NEXT: v_mul_lo_u32 v10, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v10, vcc, 0, v3
; CGP-NEXT: v_mul_lo_u32 v11, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v11, v1, 0
; CGP-NEXT: v_rcp_f32_e32 v5, v5 ; CGP-NEXT: v_rcp_f32_e32 v5, v5
; CGP-NEXT: v_rcp_f32_e32 v9, v9 ; CGP-NEXT: v_rcp_f32_e32 v9, v9
; CGP-NEXT: v_mul_f32_e32 v5, 0x4f800000, v5 ; CGP-NEXT: v_mul_f32_e32 v5, 0x4f7ffffe, v5
; CGP-NEXT: v_mul_f32_e32 v9, 0x4f800000, v9 ; CGP-NEXT: v_mul_f32_e32 v9, 0x4f7ffffe, v9
; CGP-NEXT: v_cvt_u32_f32_e32 v5, v5 ; CGP-NEXT: v_cvt_u32_f32_e32 v5, v5
; CGP-NEXT: v_cvt_u32_f32_e32 v9, v9 ; CGP-NEXT: v_cvt_u32_f32_e32 v9, v9
; CGP-NEXT: v_mul_lo_u32 v12, v5, v2 ; CGP-NEXT: v_mul_lo_u32 v7, v7, v5
; CGP-NEXT: v_mul_lo_u32 v13, v5, 0 ; CGP-NEXT: v_mul_lo_u32 v12, v5, 0
; CGP-NEXT: v_mul_hi_u32 v14, v5, v2 ; CGP-NEXT: v_mul_lo_u32 v10, v10, v9
; CGP-NEXT: v_mul_lo_u32 v15, v9, v3 ; CGP-NEXT: v_mul_lo_u32 v13, v9, 0
; CGP-NEXT: v_mul_lo_u32 v16, v9, 0 ; CGP-NEXT: v_mul_lo_u32 v14, 0, v7
; CGP-NEXT: v_mul_hi_u32 v17, v9, v3 ; CGP-NEXT: v_mul_hi_u32 v7, v5, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v7, v13 ; CGP-NEXT: v_mul_lo_u32 v15, 0, v10
; CGP-NEXT: v_sub_i32_e32 v18, vcc, 0, v12 ; CGP-NEXT: v_mul_hi_u32 v10, v9, v10
; CGP-NEXT: v_add_i32_e32 v10, vcc, v10, v16 ; CGP-NEXT: v_add_i32_e32 v12, vcc, v14, v12
; CGP-NEXT: v_sub_i32_e32 v19, vcc, 0, v15 ; CGP-NEXT: v_add_i32_e32 v13, vcc, v15, v13
; CGP-NEXT: v_add_i32_e32 v7, vcc, v7, v14 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v12, v7
; CGP-NEXT: v_add_i32_e32 v10, vcc, v10, v17 ; CGP-NEXT: v_add_i32_e32 v10, vcc, v13, v10
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v7 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v7
; CGP-NEXT: v_cndmask_b32_e32 v7, v12, v18, vcc ; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v10
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v10 ; CGP-NEXT: v_mul_lo_u32 v9, 0, v5
; CGP-NEXT: v_cndmask_b32_e64 v10, v15, v19, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v5, v0, v5
; CGP-NEXT: v_mul_lo_u32 v12, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v10, 0, v7
; CGP-NEXT: v_mul_hi_u32 v7, v7, v5 ; CGP-NEXT: v_mul_hi_u32 v7, v1, v7
; CGP-NEXT: v_mul_lo_u32 v14, v10, 0 ; CGP-NEXT: v_add_i32_e32 v8, vcc, v9, v8
; CGP-NEXT: v_mul_hi_u32 v10, v10, v9 ; CGP-NEXT: v_add_i32_e32 v9, vcc, v10, v11
; CGP-NEXT: v_add_i32_e64 v12, s[6:7], v13, v12
; CGP-NEXT: v_add_i32_e64 v13, s[6:7], v16, v14
; CGP-NEXT: v_add_i32_e64 v7, s[6:7], v12, v7
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v13, v10
; CGP-NEXT: v_add_i32_e64 v12, s[6:7], v5, v7
; CGP-NEXT: v_sub_i32_e64 v5, s[6:7], v5, v7
; CGP-NEXT: v_add_i32_e64 v7, s[6:7], v9, v10
; CGP-NEXT: v_sub_i32_e64 v9, s[6:7], v9, v10
; CGP-NEXT: v_cndmask_b32_e32 v5, v5, v12, vcc
; CGP-NEXT: v_cndmask_b32_e64 v7, v9, v7, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v9, v5, 0
; CGP-NEXT: v_mul_hi_u32 v5, v5, v0
; CGP-NEXT: v_mul_lo_u32 v10, v7, 0
; CGP-NEXT: v_mul_hi_u32 v7, v7, v1
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v9
; CGP-NEXT: v_add_i32_e32 v9, vcc, v11, v10
; CGP-NEXT: v_add_i32_e32 v5, vcc, v8, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v8, v5
; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v7 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v7
; CGP-NEXT: v_mul_lo_u32 v5, v5, v2 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v2
; CGP-NEXT: v_mul_lo_u32 v7, v7, v3 ; CGP-NEXT: v_mul_lo_u32 v7, v7, v3
; CGP-NEXT: v_sub_i32_e32 v8, vcc, v0, v5 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v5
; CGP-NEXT: v_sub_i32_e32 v9, vcc, v1, v7 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v7
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v8, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, v0, v2
; CGP-NEXT: v_add_i32_e64 v10, s[4:5], v8, v2 ; CGP-NEXT: v_sub_i32_e32 v7, vcc, v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v5 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v0, s[6:7], v8, v2 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v5, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v9, v3 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_add_i32_e64 v2, s[8:9], v9, v3 ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v7, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v1, v7 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v1, s[10:11], v9, v3 ; CGP-NEXT: v_sub_i32_e32 v7, vcc, v1, v3
; CGP-NEXT: s_and_b64 vcc, vcc, s[4:5] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v5, vcc
; CGP-NEXT: s_and_b64 vcc, s[6:7], s[8:9] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v9, v1, vcc ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v7, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v10, v0, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[8:9]
; CGP-NEXT: v_xor_b32_e32 v0, v0, v4 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v4
; CGP-NEXT: v_xor_b32_e32 v1, v1, v6 ; CGP-NEXT: v_xor_b32_e32 v1, v1, v6
; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4
; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v6 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v6
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%result = srem <2 x i32> %num, %den %result = srem <2 x i32> %num, %den
ret <2 x i32> %result ret <2 x i32> %result
} }
▲ Show 20 Lines • Show All 453 Lines • ▼ Show 20 Lines
; CGP-NEXT: v_lshl_b32_e32 v3, s4, v3 ; CGP-NEXT: v_lshl_b32_e32 v3, s4, v3
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v4 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v4
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v5 ; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v5
; CGP-NEXT: v_ashrrev_i32_e32 v6, 31, v2 ; CGP-NEXT: v_ashrrev_i32_e32 v6, 31, v2
; CGP-NEXT: v_xor_b32_e32 v0, v0, v4 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v4
; CGP-NEXT: v_ashrrev_i32_e32 v7, 31, v3 ; CGP-NEXT: v_ashrrev_i32_e32 v7, 31, v3
; CGP-NEXT: v_xor_b32_e32 v1, v1, v5 ; CGP-NEXT: v_xor_b32_e32 v1, v1, v5
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v6 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v6
; CGP-NEXT: v_mul_lo_u32 v8, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v8, v0, 0
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7
; CGP-NEXT: v_mul_lo_u32 v9, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v9, v1, 0
; CGP-NEXT: v_xor_b32_e32 v2, v2, v6 ; CGP-NEXT: v_xor_b32_e32 v2, v2, v6
; CGP-NEXT: v_xor_b32_e32 v3, v3, v7 ; CGP-NEXT: v_xor_b32_e32 v3, v3, v7
; CGP-NEXT: v_cvt_f32_u32_e32 v6, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v6, v2
; CGP-NEXT: v_mul_lo_u32 v7, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v7, vcc, 0, v2
; CGP-NEXT: v_cvt_f32_u32_e32 v10, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v10, v3
; CGP-NEXT: v_mul_lo_u32 v11, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v11, vcc, 0, v3
; CGP-NEXT: v_rcp_f32_e32 v6, v6 ; CGP-NEXT: v_rcp_f32_e32 v6, v6
; CGP-NEXT: v_rcp_f32_e32 v10, v10 ; CGP-NEXT: v_rcp_f32_e32 v10, v10
; CGP-NEXT: v_mul_f32_e32 v6, 0x4f800000, v6 ; CGP-NEXT: v_mul_f32_e32 v6, 0x4f7ffffe, v6
; CGP-NEXT: v_mul_f32_e32 v10, 0x4f800000, v10 ; CGP-NEXT: v_mul_f32_e32 v10, 0x4f7ffffe, v10
; CGP-NEXT: v_cvt_u32_f32_e32 v6, v6 ; CGP-NEXT: v_cvt_u32_f32_e32 v6, v6
; CGP-NEXT: v_cvt_u32_f32_e32 v10, v10 ; CGP-NEXT: v_cvt_u32_f32_e32 v10, v10
; CGP-NEXT: v_mul_lo_u32 v12, v6, v2 ; CGP-NEXT: v_mul_lo_u32 v7, v7, v6
; CGP-NEXT: v_mul_lo_u32 v13, v6, 0 ; CGP-NEXT: v_mul_lo_u32 v12, v6, 0
; CGP-NEXT: v_mul_hi_u32 v14, v6, v2 ; CGP-NEXT: v_mul_lo_u32 v11, v11, v10
; CGP-NEXT: v_mul_lo_u32 v15, v10, v3 ; CGP-NEXT: v_mul_lo_u32 v13, v10, 0
; CGP-NEXT: v_mul_lo_u32 v16, v10, 0 ; CGP-NEXT: v_mul_lo_u32 v14, 0, v7
; CGP-NEXT: v_mul_hi_u32 v17, v10, v3 ; CGP-NEXT: v_mul_hi_u32 v7, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v7, v13 ; CGP-NEXT: v_mul_lo_u32 v15, 0, v11
; CGP-NEXT: v_sub_i32_e32 v18, vcc, 0, v12 ; CGP-NEXT: v_mul_hi_u32 v11, v10, v11
; CGP-NEXT: v_add_i32_e32 v11, vcc, v11, v16 ; CGP-NEXT: v_add_i32_e32 v12, vcc, v14, v12
; CGP-NEXT: v_sub_i32_e32 v19, vcc, 0, v15 ; CGP-NEXT: v_add_i32_e32 v13, vcc, v15, v13
; CGP-NEXT: v_add_i32_e32 v7, vcc, v7, v14 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v12, v7
; CGP-NEXT: v_add_i32_e32 v11, vcc, v11, v17 ; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v7 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_cndmask_b32_e32 v7, v12, v18, vcc ; CGP-NEXT: v_add_i32_e32 v7, vcc, v10, v11
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v11 ; CGP-NEXT: v_mul_lo_u32 v10, 0, v6
; CGP-NEXT: v_cndmask_b32_e64 v11, v15, v19, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v6, v0, v6
; CGP-NEXT: v_mul_lo_u32 v12, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v11, 0, v7
; CGP-NEXT: v_mul_hi_u32 v7, v7, v6 ; CGP-NEXT: v_mul_hi_u32 v7, v1, v7
; CGP-NEXT: v_mul_lo_u32 v14, v11, 0 ; CGP-NEXT: v_add_i32_e32 v8, vcc, v10, v8
; CGP-NEXT: v_mul_hi_u32 v11, v11, v10 ; CGP-NEXT: v_add_i32_e32 v9, vcc, v11, v9
; CGP-NEXT: v_add_i32_e64 v12, s[6:7], v13, v12
; CGP-NEXT: v_add_i32_e64 v13, s[6:7], v16, v14
; CGP-NEXT: v_add_i32_e64 v7, s[6:7], v12, v7
; CGP-NEXT: v_add_i32_e64 v11, s[6:7], v13, v11
; CGP-NEXT: v_add_i32_e64 v12, s[6:7], v6, v7
; CGP-NEXT: v_sub_i32_e64 v6, s[6:7], v6, v7
; CGP-NEXT: v_add_i32_e64 v7, s[6:7], v10, v11
; CGP-NEXT: v_sub_i32_e64 v10, s[6:7], v10, v11
; CGP-NEXT: v_cndmask_b32_e32 v6, v6, v12, vcc
; CGP-NEXT: v_cndmask_b32_e64 v7, v10, v7, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v10, v6, 0
; CGP-NEXT: v_mul_hi_u32 v6, v6, v0
; CGP-NEXT: v_mul_lo_u32 v11, v7, 0
; CGP-NEXT: v_mul_hi_u32 v7, v7, v1
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v10
; CGP-NEXT: v_add_i32_e32 v9, vcc, v9, v11
; CGP-NEXT: v_add_i32_e32 v6, vcc, v8, v6 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v8, v6
; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v7 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v7
; CGP-NEXT: v_mul_lo_u32 v6, v6, v2 ; CGP-NEXT: v_mul_lo_u32 v6, v6, v2
; CGP-NEXT: v_mul_lo_u32 v7, v7, v3 ; CGP-NEXT: v_mul_lo_u32 v7, v7, v3
; CGP-NEXT: v_sub_i32_e32 v8, vcc, v0, v6 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v6
; CGP-NEXT: v_sub_i32_e32 v9, vcc, v1, v7 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v7
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v8, v2 ; CGP-NEXT: v_sub_i32_e32 v6, vcc, v0, v2
; CGP-NEXT: v_add_i32_e64 v10, s[4:5], v8, v2 ; CGP-NEXT: v_sub_i32_e32 v7, vcc, v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v6 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v0, s[6:7], v8, v2 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v6, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v9, v3 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_add_i32_e64 v2, s[8:9], v9, v3 ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v7, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v1, v7 ; CGP-NEXT: v_sub_i32_e32 v6, vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v1, s[10:11], v9, v3 ; CGP-NEXT: v_sub_i32_e32 v7, vcc, v1, v3
; CGP-NEXT: s_and_b64 vcc, vcc, s[4:5] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v6, vcc
; CGP-NEXT: s_and_b64 vcc, s[6:7], s[8:9] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v9, v1, vcc ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v7, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v10, v0, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[8:9]
; CGP-NEXT: v_xor_b32_e32 v0, v0, v4 ; CGP-NEXT: v_xor_b32_e32 v0, v0, v4
; CGP-NEXT: v_xor_b32_e32 v1, v1, v5 ; CGP-NEXT: v_xor_b32_e32 v1, v1, v5
; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4
; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v5
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y %shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y
%r = srem <2 x i32> %x, %shl.y %r = srem <2 x i32> %x, %shl.y
ret <2 x i32> %r ret <2 x i32> %r
▲ Show 20 Lines • Show All 41 Lines • ▼ Show 20 Lines
; ;
; CGP-LABEL: v_srem_i32_24bit: ; CGP-LABEL: v_srem_i32_24bit:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: s_mov_b32 s4, 0xffffff ; CGP-NEXT: s_mov_b32 s4, 0xffffff
; CGP-NEXT: v_and_b32_e32 v0, s4, v0 ; CGP-NEXT: v_and_b32_e32 v0, s4, v0
; CGP-NEXT: v_and_b32_e32 v1, s4, v1 ; CGP-NEXT: v_and_b32_e32 v1, s4, v1
; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1 ; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1
; CGP-NEXT: v_mul_lo_u32 v3, 0, v1 ; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v1
; CGP-NEXT: v_mul_lo_u32 v4, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v4, v0, 0
; CGP-NEXT: v_rcp_f32_e32 v2, v2 ; CGP-NEXT: v_rcp_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2 ; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v5, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
; CGP-NEXT: v_mul_lo_u32 v6, v2, 0 ; CGP-NEXT: v_mul_lo_u32 v5, v2, 0
; CGP-NEXT: v_mul_hi_u32 v7, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v6, 0, v3
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v6 ; CGP-NEXT: v_mul_hi_u32 v3, v2, v3
; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v6, v5
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v5, v3
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v3, v5, v8, vcc ; CGP-NEXT: v_mul_lo_u32 v3, 0, v2
; CGP-NEXT: v_mul_lo_u32 v5, v3, 0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_mul_hi_u32 v3, v3, v2 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v4
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v6, v5
; CGP-NEXT: v_add_i32_e64 v3, s[4:5], v5, v3
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v2, v3
; CGP-NEXT: v_sub_i32_e64 v2, s[4:5], v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; CGP-NEXT: v_mul_lo_u32 v3, v2, 0
; CGP-NEXT: v_mul_hi_u32 v2, v2, v0
; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_mul_lo_u32 v2, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v2, v2, v1
; CGP-NEXT: v_sub_i32_e32 v3, vcc, v0, v2 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v2
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v3, v1 ; CGP-NEXT: v_sub_i32_e32 v2, vcc, v0, v1
; CGP-NEXT: v_add_i32_e64 v4, s[4:5], v3, v1 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v2 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_sub_i32_e64 v0, s[6:7], v3, v1 ; CGP-NEXT: v_sub_i32_e32 v2, vcc, v0, v1
; CGP-NEXT: s_and_b64 vcc, vcc, s[4:5] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[4:5]
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%num.mask = and i32 %num, 16777215 %num.mask = and i32 %num, 16777215
%den.mask = and i32 %den, 16777215 %den.mask = and i32 %den, 16777215
%result = srem i32 %num.mask, %den.mask %result = srem i32 %num.mask, %den.mask
ret i32 %result ret i32 %result
} }
define <2 x i32> @v_srem_v2i32_24bit(<2 x i32> %num, <2 x i32> %den) { define <2 x i32> @v_srem_v2i32_24bit(<2 x i32> %num, <2 x i32> %den) {
▲ Show 20 Lines • Show All 73 Lines • ▼ Show 20 Lines
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: s_mov_b32 s4, 0xffffff ; CGP-NEXT: s_mov_b32 s4, 0xffffff
; CGP-NEXT: v_and_b32_e32 v0, s4, v0 ; CGP-NEXT: v_and_b32_e32 v0, s4, v0
; CGP-NEXT: v_and_b32_e32 v1, s4, v1 ; CGP-NEXT: v_and_b32_e32 v1, s4, v1
; CGP-NEXT: v_and_b32_e32 v2, s4, v2 ; CGP-NEXT: v_and_b32_e32 v2, s4, v2
; CGP-NEXT: v_and_b32_e32 v3, s4, v3 ; CGP-NEXT: v_and_b32_e32 v3, s4, v3
; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v6, v0, 0
; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3
; CGP-NEXT: v_mul_lo_u32 v8, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v3
; CGP-NEXT: v_mul_lo_u32 v9, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v9, v1, 0
; CGP-NEXT: v_rcp_f32_e32 v4, v4 ; CGP-NEXT: v_rcp_f32_e32 v4, v4
; CGP-NEXT: v_rcp_f32_e32 v7, v7 ; CGP-NEXT: v_rcp_f32_e32 v7, v7
; CGP-NEXT: v_mul_f32_e32 v4, 0x4f800000, v4 ; CGP-NEXT: v_mul_f32_e32 v4, 0x4f7ffffe, v4
; CGP-NEXT: v_mul_f32_e32 v7, 0x4f800000, v7 ; CGP-NEXT: v_mul_f32_e32 v7, 0x4f7ffffe, v7
; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4 ; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7 ; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7
; CGP-NEXT: v_mul_lo_u32 v10, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v4
; CGP-NEXT: v_mul_lo_u32 v11, v4, 0 ; CGP-NEXT: v_mul_lo_u32 v10, v4, 0
; CGP-NEXT: v_mul_hi_u32 v12, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v8, v8, v7
; CGP-NEXT: v_mul_lo_u32 v13, v7, v3 ; CGP-NEXT: v_mul_lo_u32 v11, v7, 0
; CGP-NEXT: v_mul_lo_u32 v14, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v12, 0, v5
; CGP-NEXT: v_mul_hi_u32 v15, v7, v3 ; CGP-NEXT: v_mul_hi_u32 v5, v4, v5
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v11 ; CGP-NEXT: v_mul_lo_u32 v13, 0, v8
; CGP-NEXT: v_sub_i32_e32 v16, vcc, 0, v10 ; CGP-NEXT: v_mul_hi_u32 v8, v7, v8
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v14 ; CGP-NEXT: v_add_i32_e32 v10, vcc, v12, v10
; CGP-NEXT: v_sub_i32_e32 v17, vcc, 0, v13 ; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v12 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v10, v5
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v15 ; CGP-NEXT: v_add_i32_e32 v8, vcc, v11, v8
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v5
; CGP-NEXT: v_cndmask_b32_e32 v5, v10, v16, vcc ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v8
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v8 ; CGP-NEXT: v_mul_lo_u32 v7, 0, v4
; CGP-NEXT: v_cndmask_b32_e64 v8, v13, v17, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v4, v0, v4
; CGP-NEXT: v_mul_lo_u32 v10, v5, 0 ; CGP-NEXT: v_mul_lo_u32 v8, 0, v5
; CGP-NEXT: v_mul_hi_u32 v5, v5, v4 ; CGP-NEXT: v_mul_hi_u32 v5, v1, v5
; CGP-NEXT: v_mul_lo_u32 v12, v8, 0 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v7, v6
; CGP-NEXT: v_mul_hi_u32 v8, v8, v7 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v8, v9
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v11, v10
; CGP-NEXT: v_add_i32_e64 v11, s[6:7], v14, v12
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v10, v5
; CGP-NEXT: v_add_i32_e64 v8, s[6:7], v11, v8
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v4, v5
; CGP-NEXT: v_sub_i32_e64 v4, s[6:7], v4, v5
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v7, v8
; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v7, v8
; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v10, vcc
; CGP-NEXT: v_cndmask_b32_e64 v5, v7, v5, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v7, v4, 0
; CGP-NEXT: v_mul_hi_u32 v4, v4, v0
; CGP-NEXT: v_mul_lo_u32 v8, v5, 0
; CGP-NEXT: v_mul_hi_u32 v5, v5, v1
; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v8
; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4
; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5
; CGP-NEXT: v_mul_lo_u32 v4, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v4, v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, v5, v3 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v3
; CGP-NEXT: v_sub_i32_e32 v6, vcc, v0, v4 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4
; CGP-NEXT: v_sub_i32_e32 v7, vcc, v1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v5
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v6, v2 ; CGP-NEXT: v_sub_i32_e32 v4, vcc, v0, v2
; CGP-NEXT: v_add_i32_e64 v8, s[4:5], v6, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v4 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v0, s[6:7], v6, v2 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v7, v3 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_add_i32_e64 v2, s[8:9], v7, v3 ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v1, v5 ; CGP-NEXT: v_sub_i32_e32 v4, vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v1, s[10:11], v7, v3 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, v1, v3
; CGP-NEXT: s_and_b64 vcc, vcc, s[4:5] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e32 v0, v6, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; CGP-NEXT: s_and_b64 vcc, s[6:7], s[8:9] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v7, v1, vcc ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v8, v0, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[8:9]
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%num.mask = and <2 x i32> %num, <i32 16777215, i32 16777215> %num.mask = and <2 x i32> %num, <i32 16777215, i32 16777215>
%den.mask = and <2 x i32> %den, <i32 16777215, i32 16777215> %den.mask = and <2 x i32> %den, <i32 16777215, i32 16777215>
%result = srem <2 x i32> %num.mask, %den.mask %result = srem <2 x i32> %num.mask, %den.mask
ret <2 x i32> %result ret <2 x i32> %result
} }

llvm/test/CodeGen/AMDGPU/GlobalISel/udiv.i32.ll

Show All 31 Lines
; GISEL-NEXT: v_cndmask_b32_e64 v0, v2, v4, s[4:5] ; GISEL-NEXT: v_cndmask_b32_e64 v0, v2, v4, s[4:5]
; GISEL-NEXT: v_cndmask_b32_e32 v0, v5, v0, vcc ; GISEL-NEXT: v_cndmask_b32_e32 v0, v5, v0, vcc
; GISEL-NEXT: s_setpc_b64 s[30:31] ; GISEL-NEXT: s_setpc_b64 s[30:31]
; ;
; CGP-LABEL: v_udiv_i32: ; CGP-LABEL: v_udiv_i32:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1 ; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1
; CGP-NEXT: v_mul_lo_u32 v3, 0, v1 ; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v1
; CGP-NEXT: v_mul_lo_u32 v4, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v4, v0, 0
; CGP-NEXT: v_rcp_f32_e32 v2, v2 ; CGP-NEXT: v_rcp_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2 ; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v5, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
; CGP-NEXT: v_mul_lo_u32 v6, v2, 0 ; CGP-NEXT: v_mul_lo_u32 v5, v2, 0
; CGP-NEXT: v_mul_hi_u32 v7, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v6, 0, v3
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v6 ; CGP-NEXT: v_mul_hi_u32 v3, v2, v3
; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v6, v5
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v5, v3
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v3, v5, v8, vcc ; CGP-NEXT: v_mul_lo_u32 v3, 0, v2
; CGP-NEXT: v_mul_lo_u32 v5, v3, 0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_mul_hi_u32 v3, v3, v2 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v4
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v6, v5
; CGP-NEXT: v_add_i32_e64 v3, s[4:5], v5, v3
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v2, v3
; CGP-NEXT: v_sub_i32_e64 v2, s[4:5], v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; CGP-NEXT: v_mul_lo_u32 v3, v2, 0
; CGP-NEXT: v_mul_hi_u32 v2, v2, v0
; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_mul_lo_u32 v3, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v2, v1
; CGP-NEXT: v_add_i32_e32 v4, vcc, 1, v2 ; CGP-NEXT: v_add_i32_e32 v4, vcc, 1, v2
; CGP-NEXT: v_subrev_i32_e32 v5, vcc, 1, v2 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v3
; CGP-NEXT: v_sub_i32_e32 v6, vcc, v0, v3 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v3 ; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v6, v1 ; CGP-NEXT: v_sub_i32_e64 v3, s[4:5], v0, v1
; CGP-NEXT: s_and_b64 s[4:5], s[4:5], vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v2, v4, s[4:5] ; CGP-NEXT: v_add_i32_e32 v3, vcc, 1, v2
; CGP-NEXT: v_cndmask_b32_e32 v0, v5, v0, vcc ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v2, v3, vcc
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%result = udiv i32 %num, %den %result = udiv i32 %num, %den
ret i32 %result ret i32 %result
} }
; FIXME: This is a workaround for not handling uniform VGPR case. ; FIXME: This is a workaround for not handling uniform VGPR case.
declare i32 @llvm.amdgcn.readfirstlane(i32) declare i32 @llvm.amdgcn.readfirstlane(i32)
Show All 23 Lines
; GISEL-NEXT: s_and_b64 s[0:1], s[0:1], vcc ; GISEL-NEXT: s_and_b64 s[0:1], s[0:1], vcc
; GISEL-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1] ; GISEL-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1]
; GISEL-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GISEL-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc
; GISEL-NEXT: v_readfirstlane_b32 s0, v0 ; GISEL-NEXT: v_readfirstlane_b32 s0, v0
; GISEL-NEXT: ; return to shader part epilog ; GISEL-NEXT: ; return to shader part epilog
; ;
; CGP-LABEL: s_udiv_i32: ; CGP-LABEL: s_udiv_i32:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_mov_b32 s4, s1 ; CGP-NEXT: v_cvt_f32_u32_e32 v0, s1
; CGP-NEXT: v_cvt_f32_u32_e32 v0, s4 ; CGP-NEXT: s_sub_i32 s4, 0, s1
; CGP-NEXT: s_bfe_u64 s[2:3], s[4:5], 0x200000 ; CGP-NEXT: s_bfe_u64 s[2:3], s[0:1], 0x200000
; CGP-NEXT: s_bfe_u64 s[6:7], s[0:1], 0x200000
; CGP-NEXT: v_rcp_f32_e32 v0, v0 ; CGP-NEXT: v_rcp_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v1, 0, s2 ; CGP-NEXT: v_mul_lo_u32 v1, s2, 0
; CGP-NEXT: v_mul_lo_u32 v2, 0, s6 ; CGP-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CGP-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0 ; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v3, v0, s2 ; CGP-NEXT: v_mul_lo_u32 v2, s4, v0
; CGP-NEXT: v_mul_lo_u32 v4, v0, s3 ; CGP-NEXT: v_mul_lo_u32 v3, v0, 0
; CGP-NEXT: v_mul_hi_u32 v5, v0, s2 ; CGP-NEXT: v_mul_lo_u32 v4, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v4 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v5 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v2
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v2, s3, v0
; CGP-NEXT: v_cndmask_b32_e32 v1, v3, v4, vcc ; CGP-NEXT: v_mul_hi_u32 v0, s2, v0
; CGP-NEXT: v_mul_lo_u32 v3, v1, 0
; CGP-NEXT: v_mul_hi_u32 v1, v1, v0
; CGP-NEXT: v_add_i32_e64 v3, s[2:3], v6, v3
; CGP-NEXT: v_add_i32_e64 v1, s[2:3], v3, v1
; CGP-NEXT: v_add_i32_e64 v3, s[2:3], v0, v1
; CGP-NEXT: v_sub_i32_e64 v0, s[2:3], v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; CGP-NEXT: v_mul_lo_u32 v1, v0, s7
; CGP-NEXT: v_mul_hi_u32 v0, v0, s6
; CGP-NEXT: v_add_i32_e32 v1, vcc, v2, v1 ; CGP-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; CGP-NEXT: v_add_i32_e32 v0, vcc, v1, v0 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v1, v0
; CGP-NEXT: v_mul_lo_u32 v1, v0, s4 ; CGP-NEXT: v_mul_lo_u32 v1, v0, s1
; CGP-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; CGP-NEXT: v_sub_i32_e32 v1, vcc, s0, v1
; CGP-NEXT: v_cmp_le_u32_e32 vcc, s1, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_subrev_i32_e64 v2, s[2:3], s1, v1
; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc
; CGP-NEXT: v_add_i32_e32 v2, vcc, 1, v0 ; CGP-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; CGP-NEXT: v_subrev_i32_e32 v3, vcc, 1, v0 ; CGP-NEXT: v_cmp_le_u32_e32 vcc, s1, v1
; CGP-NEXT: v_sub_i32_e32 v4, vcc, s0, v1 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, s0, v1
; CGP-NEXT: v_cmp_le_u32_e64 s[0:1], s4, v4
; CGP-NEXT: s_and_b64 s[0:1], s[0:1], vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1]
; CGP-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc
; CGP-NEXT: v_readfirstlane_b32 s0, v0 ; CGP-NEXT: v_readfirstlane_b32 s0, v0
; CGP-NEXT: ; return to shader part epilog ; CGP-NEXT: ; return to shader part epilog
%result = udiv i32 %num, %den %result = udiv i32 %num, %den
%readlane = call i32 @llvm.amdgcn.readfirstlane(i32 %result) %readlane = call i32 @llvm.amdgcn.readfirstlane(i32 %result)
ret i32 %readlane ret i32 %readlane
} }
define <2 x i32> @v_udiv_v2i32(<2 x i32> %num, <2 x i32> %den) { define <2 x i32> @v_udiv_v2i32(<2 x i32> %num, <2 x i32> %den) {
▲ Show 20 Lines • Show All 47 Lines • ▼ Show 20 Lines
; GISEL-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc ; GISEL-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc
; GISEL-NEXT: v_cndmask_b32_e64 v1, v11, v1, s[4:5] ; GISEL-NEXT: v_cndmask_b32_e64 v1, v11, v1, s[4:5]
; GISEL-NEXT: s_setpc_b64 s[30:31] ; GISEL-NEXT: s_setpc_b64 s[30:31]
; ;
; CGP-LABEL: v_udiv_v2i32: ; CGP-LABEL: v_udiv_v2i32:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v6, v0, 0
; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3
; CGP-NEXT: v_mul_lo_u32 v8, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v3
; CGP-NEXT: v_mul_lo_u32 v9, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v9, v1, 0
; CGP-NEXT: v_rcp_f32_e32 v4, v4 ; CGP-NEXT: v_rcp_f32_e32 v4, v4
; CGP-NEXT: v_rcp_f32_e32 v7, v7 ; CGP-NEXT: v_rcp_f32_e32 v7, v7
; CGP-NEXT: v_mul_f32_e32 v4, 0x4f800000, v4 ; CGP-NEXT: v_mul_f32_e32 v4, 0x4f7ffffe, v4
; CGP-NEXT: v_mul_f32_e32 v7, 0x4f800000, v7 ; CGP-NEXT: v_mul_f32_e32 v7, 0x4f7ffffe, v7
; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4 ; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7 ; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7
; CGP-NEXT: v_mul_lo_u32 v10, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v4
; CGP-NEXT: v_mul_lo_u32 v11, v4, 0 ; CGP-NEXT: v_mul_lo_u32 v10, v4, 0
; CGP-NEXT: v_mul_hi_u32 v12, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v8, v8, v7
; CGP-NEXT: v_mul_lo_u32 v13, v7, v3 ; CGP-NEXT: v_mul_lo_u32 v11, v7, 0
; CGP-NEXT: v_mul_lo_u32 v14, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v12, 0, v5
; CGP-NEXT: v_mul_hi_u32 v15, v7, v3 ; CGP-NEXT: v_mul_hi_u32 v5, v4, v5
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v11 ; CGP-NEXT: v_mul_lo_u32 v13, 0, v8
; CGP-NEXT: v_sub_i32_e32 v16, vcc, 0, v10 ; CGP-NEXT: v_mul_hi_u32 v8, v7, v8
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v14 ; CGP-NEXT: v_add_i32_e32 v10, vcc, v12, v10
; CGP-NEXT: v_sub_i32_e32 v17, vcc, 0, v13 ; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v12 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v10, v5
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v15 ; CGP-NEXT: v_add_i32_e32 v8, vcc, v11, v8
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v5
; CGP-NEXT: v_cndmask_b32_e32 v5, v10, v16, vcc ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v8
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v8 ; CGP-NEXT: v_mul_lo_u32 v7, 0, v4
; CGP-NEXT: v_cndmask_b32_e64 v8, v13, v17, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v4, v0, v4
; CGP-NEXT: v_mul_lo_u32 v10, v5, 0 ; CGP-NEXT: v_mul_lo_u32 v8, 0, v5
; CGP-NEXT: v_mul_hi_u32 v5, v5, v4 ; CGP-NEXT: v_mul_hi_u32 v5, v1, v5
; CGP-NEXT: v_mul_lo_u32 v12, v8, 0 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v7, v6
; CGP-NEXT: v_mul_hi_u32 v8, v8, v7 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v8, v9
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v11, v10
; CGP-NEXT: v_add_i32_e64 v11, s[6:7], v14, v12
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v10, v5
; CGP-NEXT: v_add_i32_e64 v8, s[6:7], v11, v8
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v4, v5
; CGP-NEXT: v_sub_i32_e64 v4, s[6:7], v4, v5
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v7, v8
; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v7, v8
; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v10, vcc
; CGP-NEXT: v_cndmask_b32_e64 v5, v7, v5, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v7, v4, 0
; CGP-NEXT: v_mul_hi_u32 v4, v4, v0
; CGP-NEXT: v_mul_lo_u32 v8, v5, 0
; CGP-NEXT: v_mul_hi_u32 v5, v5, v1
; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v8
; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4
; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5
; CGP-NEXT: v_mul_lo_u32 v6, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v6, v4, v2
; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v4 ; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v4
; CGP-NEXT: v_subrev_i32_e32 v8, vcc, 1, v4 ; CGP-NEXT: v_mul_lo_u32 v8, v5, v3
; CGP-NEXT: v_mul_lo_u32 v9, v5, v3 ; CGP-NEXT: v_add_i32_e32 v9, vcc, 1, v5
; CGP-NEXT: v_add_i32_e32 v10, vcc, 1, v5 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v6
; CGP-NEXT: v_subrev_i32_e32 v11, vcc, 1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v8
; CGP-NEXT: v_sub_i32_e32 v12, vcc, v0, v6 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v6 ; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v7, vcc
; CGP-NEXT: v_sub_i32_e64 v0, s[4:5], v1, v9 ; CGP-NEXT: v_sub_i32_e64 v6, s[4:5], v0, v2
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v9 ; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v12, v2 ; CGP-NEXT: v_cndmask_b32_e64 v5, v5, v9, s[4:5]
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v0, v3 ; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v1, v3
; CGP-NEXT: s_and_b64 s[6:7], s[6:7], vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v6, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v4, v7, s[6:7] ; CGP-NEXT: v_add_i32_e32 v6, vcc, 1, v4
; CGP-NEXT: s_and_b64 s[6:7], s[8:9], s[4:5] ; CGP-NEXT: v_cndmask_b32_e64 v1, v1, v7, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v5, v10, s[6:7] ; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v5
; CGP-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e64 v1, v11, v1, s[4:5] ; CGP-NEXT: v_cndmask_b32_e32 v0, v4, v6, vcc
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v5, v7, vcc
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%result = udiv <2 x i32> %num, %den %result = udiv <2 x i32> %num, %den
ret <2 x i32> %result ret <2 x i32> %result
} }
define i32 @v_udiv_i32_pow2k_denom(i32 %num) { define i32 @v_udiv_i32_pow2k_denom(i32 %num) {
; CHECK-LABEL: v_udiv_i32_pow2k_denom: ; CHECK-LABEL: v_udiv_i32_pow2k_denom:
; CHECK: ; %bb.0: ; CHECK: ; %bb.0:
▲ Show 20 Lines • Show All 263 Lines • ▼ Show 20 Lines
; GISEL-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc ; GISEL-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc
; GISEL-NEXT: v_cndmask_b32_e64 v1, v11, v1, s[4:5] ; GISEL-NEXT: v_cndmask_b32_e64 v1, v11, v1, s[4:5]
; GISEL-NEXT: s_setpc_b64 s[30:31] ; GISEL-NEXT: s_setpc_b64 s[30:31]
; ;
; CGP-LABEL: v_udiv_v2i32_pow2_shl_denom: ; CGP-LABEL: v_udiv_v2i32_pow2_shl_denom:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: s_movk_i32 s4, 0x1000 ; CGP-NEXT: s_movk_i32 s4, 0x1000
; CGP-NEXT: v_mul_lo_u32 v4, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v4, v0, 0
; CGP-NEXT: v_mul_lo_u32 v5, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v5, v1, 0
; CGP-NEXT: v_lshl_b32_e32 v2, s4, v2 ; CGP-NEXT: v_lshl_b32_e32 v2, s4, v2
; CGP-NEXT: v_lshl_b32_e32 v3, s4, v3 ; CGP-NEXT: v_lshl_b32_e32 v3, s4, v3
; CGP-NEXT: v_cvt_f32_u32_e32 v6, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v6, v2
; CGP-NEXT: v_mul_lo_u32 v7, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v7, vcc, 0, v2
; CGP-NEXT: v_cvt_f32_u32_e32 v8, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v8, v3
; CGP-NEXT: v_mul_lo_u32 v9, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v9, vcc, 0, v3
; CGP-NEXT: v_rcp_f32_e32 v6, v6 ; CGP-NEXT: v_rcp_f32_e32 v6, v6
; CGP-NEXT: v_rcp_f32_e32 v8, v8 ; CGP-NEXT: v_rcp_f32_e32 v8, v8
; CGP-NEXT: v_mul_f32_e32 v6, 0x4f800000, v6 ; CGP-NEXT: v_mul_f32_e32 v6, 0x4f7ffffe, v6
; CGP-NEXT: v_mul_f32_e32 v8, 0x4f800000, v8 ; CGP-NEXT: v_mul_f32_e32 v8, 0x4f7ffffe, v8
; CGP-NEXT: v_cvt_u32_f32_e32 v6, v6 ; CGP-NEXT: v_cvt_u32_f32_e32 v6, v6
; CGP-NEXT: v_cvt_u32_f32_e32 v8, v8 ; CGP-NEXT: v_cvt_u32_f32_e32 v8, v8
; CGP-NEXT: v_mul_lo_u32 v10, v6, v2 ; CGP-NEXT: v_mul_lo_u32 v7, v7, v6
; CGP-NEXT: v_mul_lo_u32 v11, v6, 0 ; CGP-NEXT: v_mul_lo_u32 v10, v6, 0
; CGP-NEXT: v_mul_hi_u32 v12, v6, v2 ; CGP-NEXT: v_mul_lo_u32 v9, v9, v8
; CGP-NEXT: v_mul_lo_u32 v13, v8, v3 ; CGP-NEXT: v_mul_lo_u32 v11, v8, 0
; CGP-NEXT: v_mul_lo_u32 v14, v8, 0 ; CGP-NEXT: v_mul_lo_u32 v12, 0, v7
; CGP-NEXT: v_mul_hi_u32 v15, v8, v3 ; CGP-NEXT: v_mul_hi_u32 v7, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v7, v11 ; CGP-NEXT: v_mul_lo_u32 v13, 0, v9
; CGP-NEXT: v_sub_i32_e32 v16, vcc, 0, v10 ; CGP-NEXT: v_mul_hi_u32 v9, v8, v9
; CGP-NEXT: v_add_i32_e32 v9, vcc, v9, v14 ; CGP-NEXT: v_add_i32_e32 v10, vcc, v12, v10
; CGP-NEXT: v_sub_i32_e32 v17, vcc, 0, v13 ; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
; CGP-NEXT: v_add_i32_e32 v7, vcc, v7, v12 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v10, v7
; CGP-NEXT: v_add_i32_e32 v9, vcc, v9, v15 ; CGP-NEXT: v_add_i32_e32 v9, vcc, v11, v9
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v7 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_cndmask_b32_e32 v7, v10, v16, vcc ; CGP-NEXT: v_add_i32_e32 v7, vcc, v8, v9
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v9 ; CGP-NEXT: v_mul_lo_u32 v8, 0, v6
; CGP-NEXT: v_cndmask_b32_e64 v9, v13, v17, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v6, v0, v6
; CGP-NEXT: v_mul_lo_u32 v10, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v9, 0, v7
; CGP-NEXT: v_mul_hi_u32 v7, v7, v6 ; CGP-NEXT: v_mul_hi_u32 v7, v1, v7
; CGP-NEXT: v_mul_lo_u32 v12, v9, 0 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v8, v4
; CGP-NEXT: v_mul_hi_u32 v9, v9, v8 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v9, v5
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v11, v10
; CGP-NEXT: v_add_i32_e64 v11, s[6:7], v14, v12
; CGP-NEXT: v_add_i32_e64 v7, s[6:7], v10, v7
; CGP-NEXT: v_add_i32_e64 v9, s[6:7], v11, v9
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v6, v7
; CGP-NEXT: v_sub_i32_e64 v6, s[6:7], v6, v7
; CGP-NEXT: v_add_i32_e64 v7, s[6:7], v8, v9
; CGP-NEXT: v_sub_i32_e64 v8, s[6:7], v8, v9
; CGP-NEXT: v_cndmask_b32_e32 v6, v6, v10, vcc
; CGP-NEXT: v_cndmask_b32_e64 v7, v8, v7, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v8, v6, 0
; CGP-NEXT: v_mul_hi_u32 v6, v6, v0
; CGP-NEXT: v_mul_lo_u32 v9, v7, 0
; CGP-NEXT: v_mul_hi_u32 v7, v7, v1
; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v8
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v9
; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v6 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v6
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v7 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v7
; CGP-NEXT: v_mul_lo_u32 v6, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v6, v4, v2
; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v4 ; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v4
; CGP-NEXT: v_subrev_i32_e32 v8, vcc, 1, v4 ; CGP-NEXT: v_mul_lo_u32 v8, v5, v3
; CGP-NEXT: v_mul_lo_u32 v9, v5, v3 ; CGP-NEXT: v_add_i32_e32 v9, vcc, 1, v5
; CGP-NEXT: v_add_i32_e32 v10, vcc, 1, v5 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v6
; CGP-NEXT: v_subrev_i32_e32 v11, vcc, 1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v8
; CGP-NEXT: v_sub_i32_e32 v12, vcc, v0, v6 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v6 ; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v7, vcc
; CGP-NEXT: v_sub_i32_e64 v0, s[4:5], v1, v9 ; CGP-NEXT: v_sub_i32_e64 v6, s[4:5], v0, v2
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v9 ; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v12, v2 ; CGP-NEXT: v_cndmask_b32_e64 v5, v5, v9, s[4:5]
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v0, v3 ; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v1, v3
; CGP-NEXT: s_and_b64 s[6:7], s[6:7], vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v6, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v4, v7, s[6:7] ; CGP-NEXT: v_add_i32_e32 v6, vcc, 1, v4
; CGP-NEXT: s_and_b64 s[6:7], s[8:9], s[4:5] ; CGP-NEXT: v_cndmask_b32_e64 v1, v1, v7, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v5, v10, s[6:7] ; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v5
; CGP-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e64 v1, v11, v1, s[4:5] ; CGP-NEXT: v_cndmask_b32_e32 v0, v4, v6, vcc
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v5, v7, vcc
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y %shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y
%r = udiv <2 x i32> %x, %shl.y %r = udiv <2 x i32> %x, %shl.y
ret <2 x i32> %r ret <2 x i32> %r
} }
define i32 @v_udiv_i32_24bit(i32 %num, i32 %den) { define i32 @v_udiv_i32_24bit(i32 %num, i32 %den) {
; GISEL-LABEL: v_udiv_i32_24bit: ; GISEL-LABEL: v_udiv_i32_24bit:
Show All 29 Lines
; ;
; CGP-LABEL: v_udiv_i32_24bit: ; CGP-LABEL: v_udiv_i32_24bit:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: s_mov_b32 s4, 0xffffff ; CGP-NEXT: s_mov_b32 s4, 0xffffff
; CGP-NEXT: v_and_b32_e32 v0, s4, v0 ; CGP-NEXT: v_and_b32_e32 v0, s4, v0
; CGP-NEXT: v_and_b32_e32 v1, s4, v1 ; CGP-NEXT: v_and_b32_e32 v1, s4, v1
; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1 ; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1
; CGP-NEXT: v_mul_lo_u32 v3, 0, v1 ; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v1
; CGP-NEXT: v_mul_lo_u32 v4, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v4, v0, 0
; CGP-NEXT: v_rcp_f32_e32 v2, v2 ; CGP-NEXT: v_rcp_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2 ; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v5, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
; CGP-NEXT: v_mul_lo_u32 v6, v2, 0 ; CGP-NEXT: v_mul_lo_u32 v5, v2, 0
; CGP-NEXT: v_mul_hi_u32 v7, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v6, 0, v3
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v6 ; CGP-NEXT: v_mul_hi_u32 v3, v2, v3
; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v6, v5
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v5, v3
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v3, v5, v8, vcc ; CGP-NEXT: v_mul_lo_u32 v3, 0, v2
; CGP-NEXT: v_mul_lo_u32 v5, v3, 0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_mul_hi_u32 v3, v3, v2 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v4
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v6, v5
; CGP-NEXT: v_add_i32_e64 v3, s[4:5], v5, v3
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v2, v3
; CGP-NEXT: v_sub_i32_e64 v2, s[4:5], v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; CGP-NEXT: v_mul_lo_u32 v3, v2, 0
; CGP-NEXT: v_mul_hi_u32 v2, v2, v0
; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_mul_lo_u32 v3, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v2, v1
; CGP-NEXT: v_add_i32_e32 v4, vcc, 1, v2 ; CGP-NEXT: v_add_i32_e32 v4, vcc, 1, v2
; CGP-NEXT: v_subrev_i32_e32 v5, vcc, 1, v2 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v3
; CGP-NEXT: v_sub_i32_e32 v6, vcc, v0, v3 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v3 ; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v6, v1 ; CGP-NEXT: v_sub_i32_e64 v3, s[4:5], v0, v1
; CGP-NEXT: s_and_b64 s[4:5], s[4:5], vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v2, v4, s[4:5] ; CGP-NEXT: v_add_i32_e32 v3, vcc, 1, v2
; CGP-NEXT: v_cndmask_b32_e32 v0, v5, v0, vcc ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v2, v3, vcc
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%num.mask = and i32 %num, 16777215 %num.mask = and i32 %num, 16777215
%den.mask = and i32 %den, 16777215 %den.mask = and i32 %den, 16777215
%result = udiv i32 %num.mask, %den.mask %result = udiv i32 %num.mask, %den.mask
ret i32 %result ret i32 %result
} }
define <2 x i32> @v_udiv_v2i32_24bit(<2 x i32> %num, <2 x i32> %den) { define <2 x i32> @v_udiv_v2i32_24bit(<2 x i32> %num, <2 x i32> %den) {
▲ Show 20 Lines • Show All 57 Lines • ▼ Show 20 Lines
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: s_mov_b32 s4, 0xffffff ; CGP-NEXT: s_mov_b32 s4, 0xffffff
; CGP-NEXT: v_and_b32_e32 v0, s4, v0 ; CGP-NEXT: v_and_b32_e32 v0, s4, v0
; CGP-NEXT: v_and_b32_e32 v1, s4, v1 ; CGP-NEXT: v_and_b32_e32 v1, s4, v1
; CGP-NEXT: v_and_b32_e32 v2, s4, v2 ; CGP-NEXT: v_and_b32_e32 v2, s4, v2
; CGP-NEXT: v_and_b32_e32 v3, s4, v3 ; CGP-NEXT: v_and_b32_e32 v3, s4, v3
; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v6, v0, 0
; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3
; CGP-NEXT: v_mul_lo_u32 v8, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v3
; CGP-NEXT: v_mul_lo_u32 v9, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v9, v1, 0
; CGP-NEXT: v_rcp_f32_e32 v4, v4 ; CGP-NEXT: v_rcp_f32_e32 v4, v4
; CGP-NEXT: v_rcp_f32_e32 v7, v7 ; CGP-NEXT: v_rcp_f32_e32 v7, v7
; CGP-NEXT: v_mul_f32_e32 v4, 0x4f800000, v4 ; CGP-NEXT: v_mul_f32_e32 v4, 0x4f7ffffe, v4
; CGP-NEXT: v_mul_f32_e32 v7, 0x4f800000, v7 ; CGP-NEXT: v_mul_f32_e32 v7, 0x4f7ffffe, v7
; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4 ; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7 ; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7
; CGP-NEXT: v_mul_lo_u32 v10, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v4
; CGP-NEXT: v_mul_lo_u32 v11, v4, 0 ; CGP-NEXT: v_mul_lo_u32 v10, v4, 0
; CGP-NEXT: v_mul_hi_u32 v12, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v8, v8, v7
; CGP-NEXT: v_mul_lo_u32 v13, v7, v3 ; CGP-NEXT: v_mul_lo_u32 v11, v7, 0
; CGP-NEXT: v_mul_lo_u32 v14, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v12, 0, v5
; CGP-NEXT: v_mul_hi_u32 v15, v7, v3 ; CGP-NEXT: v_mul_hi_u32 v5, v4, v5
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v11 ; CGP-NEXT: v_mul_lo_u32 v13, 0, v8
; CGP-NEXT: v_sub_i32_e32 v16, vcc, 0, v10 ; CGP-NEXT: v_mul_hi_u32 v8, v7, v8
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v14 ; CGP-NEXT: v_add_i32_e32 v10, vcc, v12, v10
; CGP-NEXT: v_sub_i32_e32 v17, vcc, 0, v13 ; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v12 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v10, v5
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v15 ; CGP-NEXT: v_add_i32_e32 v8, vcc, v11, v8
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v5
; CGP-NEXT: v_cndmask_b32_e32 v5, v10, v16, vcc ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v8
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v8 ; CGP-NEXT: v_mul_lo_u32 v7, 0, v4
; CGP-NEXT: v_cndmask_b32_e64 v8, v13, v17, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v4, v0, v4
; CGP-NEXT: v_mul_lo_u32 v10, v5, 0 ; CGP-NEXT: v_mul_lo_u32 v8, 0, v5
; CGP-NEXT: v_mul_hi_u32 v5, v5, v4 ; CGP-NEXT: v_mul_hi_u32 v5, v1, v5
; CGP-NEXT: v_mul_lo_u32 v12, v8, 0 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v7, v6
; CGP-NEXT: v_mul_hi_u32 v8, v8, v7 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v8, v9
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v11, v10
; CGP-NEXT: v_add_i32_e64 v11, s[6:7], v14, v12
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v10, v5
; CGP-NEXT: v_add_i32_e64 v8, s[6:7], v11, v8
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v4, v5
; CGP-NEXT: v_sub_i32_e64 v4, s[6:7], v4, v5
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v7, v8
; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v7, v8
; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v10, vcc
; CGP-NEXT: v_cndmask_b32_e64 v5, v7, v5, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v7, v4, 0
; CGP-NEXT: v_mul_hi_u32 v4, v4, v0
; CGP-NEXT: v_mul_lo_u32 v8, v5, 0
; CGP-NEXT: v_mul_hi_u32 v5, v5, v1
; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v8
; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4
; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5
; CGP-NEXT: v_mul_lo_u32 v6, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v6, v4, v2
; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v4 ; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v4
; CGP-NEXT: v_subrev_i32_e32 v8, vcc, 1, v4 ; CGP-NEXT: v_mul_lo_u32 v8, v5, v3
; CGP-NEXT: v_mul_lo_u32 v9, v5, v3 ; CGP-NEXT: v_add_i32_e32 v9, vcc, 1, v5
; CGP-NEXT: v_add_i32_e32 v10, vcc, 1, v5 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v6
; CGP-NEXT: v_subrev_i32_e32 v11, vcc, 1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v8
; CGP-NEXT: v_sub_i32_e32 v12, vcc, v0, v6 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v6 ; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v7, vcc
; CGP-NEXT: v_sub_i32_e64 v0, s[4:5], v1, v9 ; CGP-NEXT: v_sub_i32_e64 v6, s[4:5], v0, v2
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v9 ; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v12, v2 ; CGP-NEXT: v_cndmask_b32_e64 v5, v5, v9, s[4:5]
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v0, v3 ; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v1, v3
; CGP-NEXT: s_and_b64 s[6:7], s[6:7], vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v6, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v4, v7, s[6:7] ; CGP-NEXT: v_add_i32_e32 v6, vcc, 1, v4
; CGP-NEXT: s_and_b64 s[6:7], s[8:9], s[4:5] ; CGP-NEXT: v_cndmask_b32_e64 v1, v1, v7, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v5, v10, s[6:7] ; CGP-NEXT: v_add_i32_e32 v7, vcc, 1, v5
; CGP-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e64 v1, v11, v1, s[4:5] ; CGP-NEXT: v_cndmask_b32_e32 v0, v4, v6, vcc
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v5, v7, vcc
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%num.mask = and <2 x i32> %num, <i32 16777215, i32 16777215> %num.mask = and <2 x i32> %num, <i32 16777215, i32 16777215>
%den.mask = and <2 x i32> %den, <i32 16777215, i32 16777215> %den.mask = and <2 x i32> %den, <i32 16777215, i32 16777215>
%result = udiv <2 x i32> %num.mask, %den.mask %result = udiv <2 x i32> %num.mask, %den.mask
ret <2 x i32> %result ret <2 x i32> %result
} }

llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i32.ll

Show All 31 Lines
; GISEL-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GISEL-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc
; GISEL-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[4:5] ; GISEL-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[4:5]
; GISEL-NEXT: s_setpc_b64 s[30:31] ; GISEL-NEXT: s_setpc_b64 s[30:31]
; ;
; CGP-LABEL: v_urem_i32: ; CGP-LABEL: v_urem_i32:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1 ; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1
; CGP-NEXT: v_mul_lo_u32 v3, 0, v1 ; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v1
; CGP-NEXT: v_mul_lo_u32 v4, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v4, v0, 0
; CGP-NEXT: v_rcp_f32_e32 v2, v2 ; CGP-NEXT: v_rcp_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2 ; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v5, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
; CGP-NEXT: v_mul_lo_u32 v6, v2, 0 ; CGP-NEXT: v_mul_lo_u32 v5, v2, 0
; CGP-NEXT: v_mul_hi_u32 v7, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v6, 0, v3
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v6 ; CGP-NEXT: v_mul_hi_u32 v3, v2, v3
; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v6, v5
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v5, v3
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v3, v5, v8, vcc ; CGP-NEXT: v_mul_lo_u32 v3, 0, v2
; CGP-NEXT: v_mul_lo_u32 v5, v3, 0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_mul_hi_u32 v3, v3, v2 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v4
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v6, v5
; CGP-NEXT: v_add_i32_e64 v3, s[4:5], v5, v3
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v2, v3
; CGP-NEXT: v_sub_i32_e64 v2, s[4:5], v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; CGP-NEXT: v_mul_lo_u32 v3, v2, 0
; CGP-NEXT: v_mul_hi_u32 v2, v2, v0
; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_mul_lo_u32 v2, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v2, v2, v1
; CGP-NEXT: v_sub_i32_e32 v3, vcc, v0, v2 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v2
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v3, v1 ; CGP-NEXT: v_sub_i32_e32 v2, vcc, v0, v1
; CGP-NEXT: v_add_i32_e64 v4, s[4:5], v3, v1 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v2 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_sub_i32_e64 v0, s[6:7], v3, v1 ; CGP-NEXT: v_sub_i32_e32 v2, vcc, v0, v1
; CGP-NEXT: s_and_b64 vcc, vcc, s[4:5] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[4:5]
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%result = urem i32 %num, %den %result = urem i32 %num, %den
ret i32 %result ret i32 %result
} }
; FIXME: This is a workaround for not handling uniform VGPR case. ; FIXME: This is a workaround for not handling uniform VGPR case.
declare i32 @llvm.amdgcn.readfirstlane(i32) declare i32 @llvm.amdgcn.readfirstlane(i32)
Show All 23 Lines
; GISEL-NEXT: s_and_b64 vcc, vcc, s[4:5] ; GISEL-NEXT: s_and_b64 vcc, vcc, s[4:5]
; GISEL-NEXT: v_cndmask_b32_e32 v0, v1, v0, vcc ; GISEL-NEXT: v_cndmask_b32_e32 v0, v1, v0, vcc
; GISEL-NEXT: v_cndmask_b32_e64 v0, v2, v0, s[4:5] ; GISEL-NEXT: v_cndmask_b32_e64 v0, v2, v0, s[4:5]
; GISEL-NEXT: v_readfirstlane_b32 s0, v0 ; GISEL-NEXT: v_readfirstlane_b32 s0, v0
; GISEL-NEXT: ; return to shader part epilog ; GISEL-NEXT: ; return to shader part epilog
; ;
; CGP-LABEL: s_urem_i32: ; CGP-LABEL: s_urem_i32:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_mov_b32 s4, s1 ; CGP-NEXT: v_cvt_f32_u32_e32 v0, s1
; CGP-NEXT: v_cvt_f32_u32_e32 v0, s4 ; CGP-NEXT: s_sub_i32 s4, 0, s1
; CGP-NEXT: s_bfe_u64 s[2:3], s[4:5], 0x200000 ; CGP-NEXT: s_bfe_u64 s[2:3], s[0:1], 0x200000
; CGP-NEXT: s_bfe_u64 s[6:7], s[0:1], 0x200000
; CGP-NEXT: v_rcp_f32_e32 v0, v0 ; CGP-NEXT: v_rcp_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v1, 0, s2 ; CGP-NEXT: v_mul_lo_u32 v1, s2, 0
; CGP-NEXT: v_mul_lo_u32 v2, 0, s6 ; CGP-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CGP-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0 ; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v3, v0, s2 ; CGP-NEXT: v_mul_lo_u32 v2, s4, v0
; CGP-NEXT: v_mul_lo_u32 v4, v0, s3 ; CGP-NEXT: v_mul_lo_u32 v3, v0, 0
; CGP-NEXT: v_mul_hi_u32 v5, v0, s2 ; CGP-NEXT: v_mul_lo_u32 v4, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v4 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v5 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v2
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v2, s3, v0
; CGP-NEXT: v_cndmask_b32_e32 v1, v3, v4, vcc ; CGP-NEXT: v_mul_hi_u32 v0, s2, v0
; CGP-NEXT: v_mul_lo_u32 v3, v1, 0
; CGP-NEXT: v_mul_hi_u32 v1, v1, v0
; CGP-NEXT: v_add_i32_e64 v3, s[2:3], v6, v3
; CGP-NEXT: v_add_i32_e64 v1, s[2:3], v3, v1
; CGP-NEXT: v_add_i32_e64 v3, s[2:3], v0, v1
; CGP-NEXT: v_sub_i32_e64 v0, s[2:3], v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; CGP-NEXT: v_mul_lo_u32 v1, v0, s7
; CGP-NEXT: v_mul_hi_u32 v0, v0, s6
; CGP-NEXT: v_add_i32_e32 v1, vcc, v2, v1 ; CGP-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; CGP-NEXT: v_add_i32_e32 v0, vcc, v1, v0 ; CGP-NEXT: v_add_i32_e32 v0, vcc, v1, v0
; CGP-NEXT: v_mul_lo_u32 v0, v0, s4 ; CGP-NEXT: v_mul_lo_u32 v0, v0, s1
; CGP-NEXT: v_sub_i32_e32 v1, vcc, s0, v0 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, s0, v0
; CGP-NEXT: v_cmp_le_u32_e32 vcc, s4, v1 ; CGP-NEXT: v_subrev_i32_e32 v1, vcc, s1, v0
; CGP-NEXT: v_add_i32_e64 v2, s[2:3], s4, v1 ; CGP-NEXT: v_cmp_le_u32_e32 vcc, s1, v0
; CGP-NEXT: v_cmp_ge_u32_e64 s[0:1], s0, v0 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v1, vcc
; CGP-NEXT: v_subrev_i32_e64 v0, s[2:3], s4, v1 ; CGP-NEXT: v_subrev_i32_e32 v1, vcc, s1, v0
; CGP-NEXT: s_and_b64 vcc, vcc, s[0:1] ; CGP-NEXT: v_cmp_le_u32_e32 vcc, s1, v0
; CGP-NEXT: v_cndmask_b32_e32 v0, v1, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v1, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v2, v0, s[0:1]
; CGP-NEXT: v_readfirstlane_b32 s0, v0 ; CGP-NEXT: v_readfirstlane_b32 s0, v0
; CGP-NEXT: ; return to shader part epilog ; CGP-NEXT: ; return to shader part epilog
%result = urem i32 %num, %den %result = urem i32 %num, %den
%readlane = call i32 @llvm.amdgcn.readfirstlane(i32 %result) %readlane = call i32 @llvm.amdgcn.readfirstlane(i32 %result)
ret i32 %readlane ret i32 %readlane
} }
define <2 x i32> @v_urem_v2i32(<2 x i32> %num, <2 x i32> %den) { define <2 x i32> @v_urem_v2i32(<2 x i32> %num, <2 x i32> %den) {
▲ Show 20 Lines • Show All 47 Lines • ▼ Show 20 Lines
; GISEL-NEXT: v_cndmask_b32_e64 v0, v8, v0, s[4:5] ; GISEL-NEXT: v_cndmask_b32_e64 v0, v8, v0, s[4:5]
; GISEL-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[8:9] ; GISEL-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[8:9]
; GISEL-NEXT: s_setpc_b64 s[30:31] ; GISEL-NEXT: s_setpc_b64 s[30:31]
; ;
; CGP-LABEL: v_urem_v2i32: ; CGP-LABEL: v_urem_v2i32:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v6, v0, 0
; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3
; CGP-NEXT: v_mul_lo_u32 v8, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v3
; CGP-NEXT: v_mul_lo_u32 v9, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v9, v1, 0
; CGP-NEXT: v_rcp_f32_e32 v4, v4 ; CGP-NEXT: v_rcp_f32_e32 v4, v4
; CGP-NEXT: v_rcp_f32_e32 v7, v7 ; CGP-NEXT: v_rcp_f32_e32 v7, v7
; CGP-NEXT: v_mul_f32_e32 v4, 0x4f800000, v4 ; CGP-NEXT: v_mul_f32_e32 v4, 0x4f7ffffe, v4
; CGP-NEXT: v_mul_f32_e32 v7, 0x4f800000, v7 ; CGP-NEXT: v_mul_f32_e32 v7, 0x4f7ffffe, v7
; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4 ; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7 ; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7
; CGP-NEXT: v_mul_lo_u32 v10, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v4
; CGP-NEXT: v_mul_lo_u32 v11, v4, 0 ; CGP-NEXT: v_mul_lo_u32 v10, v4, 0
; CGP-NEXT: v_mul_hi_u32 v12, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v8, v8, v7
; CGP-NEXT: v_mul_lo_u32 v13, v7, v3 ; CGP-NEXT: v_mul_lo_u32 v11, v7, 0
; CGP-NEXT: v_mul_lo_u32 v14, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v12, 0, v5
; CGP-NEXT: v_mul_hi_u32 v15, v7, v3 ; CGP-NEXT: v_mul_hi_u32 v5, v4, v5
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v11 ; CGP-NEXT: v_mul_lo_u32 v13, 0, v8
; CGP-NEXT: v_sub_i32_e32 v16, vcc, 0, v10 ; CGP-NEXT: v_mul_hi_u32 v8, v7, v8
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v14 ; CGP-NEXT: v_add_i32_e32 v10, vcc, v12, v10
; CGP-NEXT: v_sub_i32_e32 v17, vcc, 0, v13 ; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v12 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v10, v5
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v15 ; CGP-NEXT: v_add_i32_e32 v8, vcc, v11, v8
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v5
; CGP-NEXT: v_cndmask_b32_e32 v5, v10, v16, vcc ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v8
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v8 ; CGP-NEXT: v_mul_lo_u32 v7, 0, v4
; CGP-NEXT: v_cndmask_b32_e64 v8, v13, v17, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v4, v0, v4
; CGP-NEXT: v_mul_lo_u32 v10, v5, 0 ; CGP-NEXT: v_mul_lo_u32 v8, 0, v5
; CGP-NEXT: v_mul_hi_u32 v5, v5, v4 ; CGP-NEXT: v_mul_hi_u32 v5, v1, v5
; CGP-NEXT: v_mul_lo_u32 v12, v8, 0 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v7, v6
; CGP-NEXT: v_mul_hi_u32 v8, v8, v7 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v8, v9
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v11, v10
; CGP-NEXT: v_add_i32_e64 v11, s[6:7], v14, v12
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v10, v5
; CGP-NEXT: v_add_i32_e64 v8, s[6:7], v11, v8
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v4, v5
; CGP-NEXT: v_sub_i32_e64 v4, s[6:7], v4, v5
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v7, v8
; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v7, v8
; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v10, vcc
; CGP-NEXT: v_cndmask_b32_e64 v5, v7, v5, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v7, v4, 0
; CGP-NEXT: v_mul_hi_u32 v4, v4, v0
; CGP-NEXT: v_mul_lo_u32 v8, v5, 0
; CGP-NEXT: v_mul_hi_u32 v5, v5, v1
; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v8
; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4
; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5
; CGP-NEXT: v_mul_lo_u32 v4, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v4, v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, v5, v3 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v3
; CGP-NEXT: v_sub_i32_e32 v6, vcc, v0, v4 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4
; CGP-NEXT: v_sub_i32_e32 v7, vcc, v1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v5
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v6, v2 ; CGP-NEXT: v_sub_i32_e32 v4, vcc, v0, v2
; CGP-NEXT: v_add_i32_e64 v8, s[4:5], v6, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v4 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v0, s[6:7], v6, v2 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v7, v3 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_add_i32_e64 v2, s[8:9], v7, v3 ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v1, v5 ; CGP-NEXT: v_sub_i32_e32 v4, vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v1, s[10:11], v7, v3 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, v1, v3
; CGP-NEXT: s_and_b64 vcc, vcc, s[4:5] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e32 v0, v6, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; CGP-NEXT: s_and_b64 vcc, s[6:7], s[8:9] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v7, v1, vcc ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v8, v0, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[8:9]
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%result = urem <2 x i32> %num, %den %result = urem <2 x i32> %num, %den
ret <2 x i32> %result ret <2 x i32> %result
} }
define i32 @v_urem_i32_pow2k_denom(i32 %num) { define i32 @v_urem_i32_pow2k_denom(i32 %num) {
; CHECK-LABEL: v_urem_i32_pow2k_denom: ; CHECK-LABEL: v_urem_i32_pow2k_denom:
; CHECK: ; %bb.0: ; CHECK: ; %bb.0:
▲ Show 20 Lines • Show All 264 Lines • ▼ Show 20 Lines
; GISEL-NEXT: v_cndmask_b32_e64 v0, v8, v0, s[4:5] ; GISEL-NEXT: v_cndmask_b32_e64 v0, v8, v0, s[4:5]
; GISEL-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[8:9] ; GISEL-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[8:9]
; GISEL-NEXT: s_setpc_b64 s[30:31] ; GISEL-NEXT: s_setpc_b64 s[30:31]
; ;
; CGP-LABEL: v_urem_v2i32_pow2_shl_denom: ; CGP-LABEL: v_urem_v2i32_pow2_shl_denom:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: s_movk_i32 s4, 0x1000 ; CGP-NEXT: s_movk_i32 s4, 0x1000
; CGP-NEXT: v_mul_lo_u32 v4, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v4, v0, 0
; CGP-NEXT: v_mul_lo_u32 v5, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v5, v1, 0
; CGP-NEXT: v_lshl_b32_e32 v2, s4, v2 ; CGP-NEXT: v_lshl_b32_e32 v2, s4, v2
; CGP-NEXT: v_lshl_b32_e32 v3, s4, v3 ; CGP-NEXT: v_lshl_b32_e32 v3, s4, v3
; CGP-NEXT: v_cvt_f32_u32_e32 v6, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v6, v2
; CGP-NEXT: v_mul_lo_u32 v7, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v7, vcc, 0, v2
; CGP-NEXT: v_cvt_f32_u32_e32 v8, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v8, v3
; CGP-NEXT: v_mul_lo_u32 v9, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v9, vcc, 0, v3
; CGP-NEXT: v_rcp_f32_e32 v6, v6 ; CGP-NEXT: v_rcp_f32_e32 v6, v6
; CGP-NEXT: v_rcp_f32_e32 v8, v8 ; CGP-NEXT: v_rcp_f32_e32 v8, v8
; CGP-NEXT: v_mul_f32_e32 v6, 0x4f800000, v6 ; CGP-NEXT: v_mul_f32_e32 v6, 0x4f7ffffe, v6
; CGP-NEXT: v_mul_f32_e32 v8, 0x4f800000, v8 ; CGP-NEXT: v_mul_f32_e32 v8, 0x4f7ffffe, v8
; CGP-NEXT: v_cvt_u32_f32_e32 v6, v6 ; CGP-NEXT: v_cvt_u32_f32_e32 v6, v6
; CGP-NEXT: v_cvt_u32_f32_e32 v8, v8 ; CGP-NEXT: v_cvt_u32_f32_e32 v8, v8
; CGP-NEXT: v_mul_lo_u32 v10, v6, v2 ; CGP-NEXT: v_mul_lo_u32 v7, v7, v6
; CGP-NEXT: v_mul_lo_u32 v11, v6, 0 ; CGP-NEXT: v_mul_lo_u32 v10, v6, 0
; CGP-NEXT: v_mul_hi_u32 v12, v6, v2 ; CGP-NEXT: v_mul_lo_u32 v9, v9, v8
; CGP-NEXT: v_mul_lo_u32 v13, v8, v3 ; CGP-NEXT: v_mul_lo_u32 v11, v8, 0
; CGP-NEXT: v_mul_lo_u32 v14, v8, 0 ; CGP-NEXT: v_mul_lo_u32 v12, 0, v7
; CGP-NEXT: v_mul_hi_u32 v15, v8, v3 ; CGP-NEXT: v_mul_hi_u32 v7, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v7, v11 ; CGP-NEXT: v_mul_lo_u32 v13, 0, v9
; CGP-NEXT: v_sub_i32_e32 v16, vcc, 0, v10 ; CGP-NEXT: v_mul_hi_u32 v9, v8, v9
; CGP-NEXT: v_add_i32_e32 v9, vcc, v9, v14 ; CGP-NEXT: v_add_i32_e32 v10, vcc, v12, v10
; CGP-NEXT: v_sub_i32_e32 v17, vcc, 0, v13 ; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
; CGP-NEXT: v_add_i32_e32 v7, vcc, v7, v12 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v10, v7
; CGP-NEXT: v_add_i32_e32 v9, vcc, v9, v15 ; CGP-NEXT: v_add_i32_e32 v9, vcc, v11, v9
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v7 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_cndmask_b32_e32 v7, v10, v16, vcc ; CGP-NEXT: v_add_i32_e32 v7, vcc, v8, v9
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v9 ; CGP-NEXT: v_mul_lo_u32 v8, 0, v6
; CGP-NEXT: v_cndmask_b32_e64 v9, v13, v17, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v6, v0, v6
; CGP-NEXT: v_mul_lo_u32 v10, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v9, 0, v7
; CGP-NEXT: v_mul_hi_u32 v7, v7, v6 ; CGP-NEXT: v_mul_hi_u32 v7, v1, v7
; CGP-NEXT: v_mul_lo_u32 v12, v9, 0 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v8, v4
; CGP-NEXT: v_mul_hi_u32 v9, v9, v8 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v9, v5
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v11, v10
; CGP-NEXT: v_add_i32_e64 v11, s[6:7], v14, v12
; CGP-NEXT: v_add_i32_e64 v7, s[6:7], v10, v7
; CGP-NEXT: v_add_i32_e64 v9, s[6:7], v11, v9
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v6, v7
; CGP-NEXT: v_sub_i32_e64 v6, s[6:7], v6, v7
; CGP-NEXT: v_add_i32_e64 v7, s[6:7], v8, v9
; CGP-NEXT: v_sub_i32_e64 v8, s[6:7], v8, v9
; CGP-NEXT: v_cndmask_b32_e32 v6, v6, v10, vcc
; CGP-NEXT: v_cndmask_b32_e64 v7, v8, v7, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v8, v6, 0
; CGP-NEXT: v_mul_hi_u32 v6, v6, v0
; CGP-NEXT: v_mul_lo_u32 v9, v7, 0
; CGP-NEXT: v_mul_hi_u32 v7, v7, v1
; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v8
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v9
; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v6 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v6
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v7 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v7
; CGP-NEXT: v_mul_lo_u32 v4, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v4, v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, v5, v3 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v3
; CGP-NEXT: v_sub_i32_e32 v6, vcc, v0, v4 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4
; CGP-NEXT: v_sub_i32_e32 v7, vcc, v1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v5
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v6, v2 ; CGP-NEXT: v_sub_i32_e32 v4, vcc, v0, v2
; CGP-NEXT: v_add_i32_e64 v8, s[4:5], v6, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v4 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v0, s[6:7], v6, v2 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v7, v3 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_add_i32_e64 v2, s[8:9], v7, v3 ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v1, v5 ; CGP-NEXT: v_sub_i32_e32 v4, vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v1, s[10:11], v7, v3 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, v1, v3
; CGP-NEXT: s_and_b64 vcc, vcc, s[4:5] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e32 v0, v6, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; CGP-NEXT: s_and_b64 vcc, s[6:7], s[8:9] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v7, v1, vcc ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v8, v0, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[8:9]
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y %shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y
%r = urem <2 x i32> %x, %shl.y %r = urem <2 x i32> %x, %shl.y
ret <2 x i32> %r ret <2 x i32> %r
} }
define i32 @v_urem_i32_24bit(i32 %num, i32 %den) { define i32 @v_urem_i32_24bit(i32 %num, i32 %den) {
; GISEL-LABEL: v_urem_i32_24bit: ; GISEL-LABEL: v_urem_i32_24bit:
Show All 29 Lines
; ;
; CGP-LABEL: v_urem_i32_24bit: ; CGP-LABEL: v_urem_i32_24bit:
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: s_mov_b32 s4, 0xffffff ; CGP-NEXT: s_mov_b32 s4, 0xffffff
; CGP-NEXT: v_and_b32_e32 v0, s4, v0 ; CGP-NEXT: v_and_b32_e32 v0, s4, v0
; CGP-NEXT: v_and_b32_e32 v1, s4, v1 ; CGP-NEXT: v_and_b32_e32 v1, s4, v1
; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1 ; CGP-NEXT: v_cvt_f32_u32_e32 v2, v1
; CGP-NEXT: v_mul_lo_u32 v3, 0, v1 ; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v1
; CGP-NEXT: v_mul_lo_u32 v4, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v4, v0, 0
; CGP-NEXT: v_rcp_f32_e32 v2, v2 ; CGP-NEXT: v_rcp_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2 ; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v5, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
; CGP-NEXT: v_mul_lo_u32 v6, v2, 0 ; CGP-NEXT: v_mul_lo_u32 v5, v2, 0
; CGP-NEXT: v_mul_hi_u32 v7, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v6, 0, v3
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v6 ; CGP-NEXT: v_mul_hi_u32 v3, v2, v3
; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v6, v5
; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v7 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v5, v3
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v3, v5, v8, vcc ; CGP-NEXT: v_mul_lo_u32 v3, 0, v2
; CGP-NEXT: v_mul_lo_u32 v5, v3, 0 ; CGP-NEXT: v_mul_hi_u32 v2, v0, v2
; CGP-NEXT: v_mul_hi_u32 v3, v3, v2 ; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v4
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v6, v5
; CGP-NEXT: v_add_i32_e64 v3, s[4:5], v5, v3
; CGP-NEXT: v_add_i32_e64 v5, s[4:5], v2, v3
; CGP-NEXT: v_sub_i32_e64 v2, s[4:5], v2, v3
; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; CGP-NEXT: v_mul_lo_u32 v3, v2, 0
; CGP-NEXT: v_mul_hi_u32 v2, v2, v0
; CGP-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2 ; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; CGP-NEXT: v_mul_lo_u32 v2, v2, v1 ; CGP-NEXT: v_mul_lo_u32 v2, v2, v1
; CGP-NEXT: v_sub_i32_e32 v3, vcc, v0, v2 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v2
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v3, v1 ; CGP-NEXT: v_sub_i32_e32 v2, vcc, v0, v1
; CGP-NEXT: v_add_i32_e64 v4, s[4:5], v3, v1 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v2 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_sub_i32_e64 v0, s[6:7], v3, v1 ; CGP-NEXT: v_sub_i32_e32 v2, vcc, v0, v1
; CGP-NEXT: s_and_b64 vcc, vcc, s[4:5] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; CGP-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[4:5]
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%num.mask = and i32 %num, 16777215 %num.mask = and i32 %num, 16777215
%den.mask = and i32 %den, 16777215 %den.mask = and i32 %den, 16777215
%result = urem i32 %num.mask, %den.mask %result = urem i32 %num.mask, %den.mask
ret i32 %result ret i32 %result
} }
define <2 x i32> @v_urem_v2i32_24bit(<2 x i32> %num, <2 x i32> %den) { define <2 x i32> @v_urem_v2i32_24bit(<2 x i32> %num, <2 x i32> %den) {
▲ Show 20 Lines • Show All 57 Lines • ▼ Show 20 Lines
; CGP: ; %bb.0: ; CGP: ; %bb.0:
; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; CGP-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CGP-NEXT: s_mov_b32 s4, 0xffffff ; CGP-NEXT: s_mov_b32 s4, 0xffffff
; CGP-NEXT: v_and_b32_e32 v0, s4, v0 ; CGP-NEXT: v_and_b32_e32 v0, s4, v0
; CGP-NEXT: v_and_b32_e32 v1, s4, v1 ; CGP-NEXT: v_and_b32_e32 v1, s4, v1
; CGP-NEXT: v_and_b32_e32 v2, s4, v2 ; CGP-NEXT: v_and_b32_e32 v2, s4, v2
; CGP-NEXT: v_and_b32_e32 v3, s4, v3 ; CGP-NEXT: v_and_b32_e32 v3, s4, v3
; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2 ; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, 0, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, 0, v2
; CGP-NEXT: v_mul_lo_u32 v6, 0, v0 ; CGP-NEXT: v_mul_lo_u32 v6, v0, 0
; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3 ; CGP-NEXT: v_cvt_f32_u32_e32 v7, v3
; CGP-NEXT: v_mul_lo_u32 v8, 0, v3 ; CGP-NEXT: v_sub_i32_e32 v8, vcc, 0, v3
; CGP-NEXT: v_mul_lo_u32 v9, 0, v1 ; CGP-NEXT: v_mul_lo_u32 v9, v1, 0
; CGP-NEXT: v_rcp_f32_e32 v4, v4 ; CGP-NEXT: v_rcp_f32_e32 v4, v4
; CGP-NEXT: v_rcp_f32_e32 v7, v7 ; CGP-NEXT: v_rcp_f32_e32 v7, v7
; CGP-NEXT: v_mul_f32_e32 v4, 0x4f800000, v4 ; CGP-NEXT: v_mul_f32_e32 v4, 0x4f7ffffe, v4
; CGP-NEXT: v_mul_f32_e32 v7, 0x4f800000, v7 ; CGP-NEXT: v_mul_f32_e32 v7, 0x4f7ffffe, v7
; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4 ; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7 ; CGP-NEXT: v_cvt_u32_f32_e32 v7, v7
; CGP-NEXT: v_mul_lo_u32 v10, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v4
; CGP-NEXT: v_mul_lo_u32 v11, v4, 0 ; CGP-NEXT: v_mul_lo_u32 v10, v4, 0
; CGP-NEXT: v_mul_hi_u32 v12, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v8, v8, v7
; CGP-NEXT: v_mul_lo_u32 v13, v7, v3 ; CGP-NEXT: v_mul_lo_u32 v11, v7, 0
; CGP-NEXT: v_mul_lo_u32 v14, v7, 0 ; CGP-NEXT: v_mul_lo_u32 v12, 0, v5
; CGP-NEXT: v_mul_hi_u32 v15, v7, v3 ; CGP-NEXT: v_mul_hi_u32 v5, v4, v5
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v11 ; CGP-NEXT: v_mul_lo_u32 v13, 0, v8
; CGP-NEXT: v_sub_i32_e32 v16, vcc, 0, v10 ; CGP-NEXT: v_mul_hi_u32 v8, v7, v8
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v14 ; CGP-NEXT: v_add_i32_e32 v10, vcc, v12, v10
; CGP-NEXT: v_sub_i32_e32 v17, vcc, 0, v13 ; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
; CGP-NEXT: v_add_i32_e32 v5, vcc, v5, v12 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v10, v5
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v15 ; CGP-NEXT: v_add_i32_e32 v8, vcc, v11, v8
; CGP-NEXT: v_cmp_eq_u32_e32 vcc, 0, v5 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v5
; CGP-NEXT: v_cndmask_b32_e32 v5, v10, v16, vcc ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v8
; CGP-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v8 ; CGP-NEXT: v_mul_lo_u32 v7, 0, v4
; CGP-NEXT: v_cndmask_b32_e64 v8, v13, v17, s[4:5] ; CGP-NEXT: v_mul_hi_u32 v4, v0, v4
; CGP-NEXT: v_mul_lo_u32 v10, v5, 0 ; CGP-NEXT: v_mul_lo_u32 v8, 0, v5
; CGP-NEXT: v_mul_hi_u32 v5, v5, v4 ; CGP-NEXT: v_mul_hi_u32 v5, v1, v5
; CGP-NEXT: v_mul_lo_u32 v12, v8, 0 ; CGP-NEXT: v_add_i32_e32 v6, vcc, v7, v6
; CGP-NEXT: v_mul_hi_u32 v8, v8, v7 ; CGP-NEXT: v_add_i32_e32 v7, vcc, v8, v9
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v11, v10
; CGP-NEXT: v_add_i32_e64 v11, s[6:7], v14, v12
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v10, v5
; CGP-NEXT: v_add_i32_e64 v8, s[6:7], v11, v8
; CGP-NEXT: v_add_i32_e64 v10, s[6:7], v4, v5
; CGP-NEXT: v_sub_i32_e64 v4, s[6:7], v4, v5
; CGP-NEXT: v_add_i32_e64 v5, s[6:7], v7, v8
; CGP-NEXT: v_sub_i32_e64 v7, s[6:7], v7, v8
; CGP-NEXT: v_cndmask_b32_e32 v4, v4, v10, vcc
; CGP-NEXT: v_cndmask_b32_e64 v5, v7, v5, s[4:5]
; CGP-NEXT: v_mul_lo_u32 v7, v4, 0
; CGP-NEXT: v_mul_hi_u32 v4, v4, v0
; CGP-NEXT: v_mul_lo_u32 v8, v5, 0
; CGP-NEXT: v_mul_hi_u32 v5, v5, v1
; CGP-NEXT: v_add_i32_e32 v6, vcc, v6, v7
; CGP-NEXT: v_add_i32_e32 v7, vcc, v9, v8
; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4 ; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4
; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5 ; CGP-NEXT: v_add_i32_e32 v5, vcc, v7, v5
; CGP-NEXT: v_mul_lo_u32 v4, v4, v2 ; CGP-NEXT: v_mul_lo_u32 v4, v4, v2
; CGP-NEXT: v_mul_lo_u32 v5, v5, v3 ; CGP-NEXT: v_mul_lo_u32 v5, v5, v3
; CGP-NEXT: v_sub_i32_e32 v6, vcc, v0, v4 ; CGP-NEXT: v_sub_i32_e32 v0, vcc, v0, v4
; CGP-NEXT: v_sub_i32_e32 v7, vcc, v1, v5 ; CGP-NEXT: v_sub_i32_e32 v1, vcc, v1, v5
; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v6, v2 ; CGP-NEXT: v_sub_i32_e32 v4, vcc, v0, v2
; CGP-NEXT: v_add_i32_e64 v8, s[4:5], v6, v2 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, v1, v3
; CGP-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v4 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v0, s[6:7], v6, v2 ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[6:7], v7, v3 ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_add_i32_e64 v2, s[8:9], v7, v3 ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; CGP-NEXT: v_cmp_ge_u32_e64 s[8:9], v1, v5 ; CGP-NEXT: v_sub_i32_e32 v4, vcc, v0, v2
; CGP-NEXT: v_sub_i32_e64 v1, s[10:11], v7, v3 ; CGP-NEXT: v_sub_i32_e32 v5, vcc, v1, v3
; CGP-NEXT: s_and_b64 vcc, vcc, s[4:5] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; CGP-NEXT: v_cndmask_b32_e32 v0, v6, v0, vcc ; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; CGP-NEXT: s_and_b64 vcc, s[6:7], s[8:9] ; CGP-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; CGP-NEXT: v_cndmask_b32_e32 v1, v7, v1, vcc ; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; CGP-NEXT: v_cndmask_b32_e64 v0, v8, v0, s[4:5]
; CGP-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[8:9]
; CGP-NEXT: s_setpc_b64 s[30:31] ; CGP-NEXT: s_setpc_b64 s[30:31]
%num.mask = and <2 x i32> %num, <i32 16777215, i32 16777215> %num.mask = and <2 x i32> %num, <i32 16777215, i32 16777215>
%den.mask = and <2 x i32> %den, <i32 16777215, i32 16777215> %den.mask = and <2 x i32> %den, <i32 16777215, i32 16777215>
%result = urem <2 x i32> %num.mask, %den.mask %result = urem <2 x i32> %num.mask, %den.mask
ret <2 x i32> %result ret <2 x i32> %result
} }

llvm/test/CodeGen/AMDGPU/amdgpu-codegenprepare-fold-binop-select.ll

Show First 20 Lines • Show All 87 Lines • ▼ Show 20 Lines
; IR-LABEL: @select_sdiv_lhs_opaque_const0_i32( ; IR-LABEL: @select_sdiv_lhs_opaque_const0_i32(
; IR-NEXT: [[SELECT:%.*]] = select i1 [[COND:%.*]], i32 ptrtoint (i32 addrspace(1)* @gv to i32), i32 5 ; IR-NEXT: [[SELECT:%.*]] = select i1 [[COND:%.*]], i32 ptrtoint (i32 addrspace(1)* @gv to i32), i32 5
; IR-NEXT: [[TMP1:%.*]] = ashr i32 [[SELECT]], 31 ; IR-NEXT: [[TMP1:%.*]] = ashr i32 [[SELECT]], 31
; IR-NEXT: [[TMP2:%.*]] = xor i32 0, [[TMP1]] ; IR-NEXT: [[TMP2:%.*]] = xor i32 0, [[TMP1]]
; IR-NEXT: [[TMP3:%.*]] = add i32 [[SELECT]], [[TMP1]] ; IR-NEXT: [[TMP3:%.*]] = add i32 [[SELECT]], [[TMP1]]
; IR-NEXT: [[TMP4:%.*]] = xor i32 [[TMP3]], [[TMP1]] ; IR-NEXT: [[TMP4:%.*]] = xor i32 [[TMP3]], [[TMP1]]
; IR-NEXT: [[TMP5:%.*]] = uitofp i32 [[TMP4]] to float ; IR-NEXT: [[TMP5:%.*]] = uitofp i32 [[TMP4]] to float
; IR-NEXT: [[TMP6:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP5]]) ; IR-NEXT: [[TMP6:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP5]])
; IR-NEXT: [[TMP7:%.*]] = fmul fast float [[TMP6]], 0x41F0000000000000 ; IR-NEXT: [[TMP7:%.*]] = fmul fast float [[TMP6]], 0x41EFFFFFC0000000
; IR-NEXT: [[TMP8:%.*]] = fptoui float [[TMP7]] to i32 ; IR-NEXT: [[TMP8:%.*]] = fptoui float [[TMP7]] to i32
; IR-NEXT: [[TMP9:%.*]] = zext i32 [[TMP8]] to i64 ; IR-NEXT: [[TMP9:%.*]] = sub i32 0, [[TMP4]]
; IR-NEXT: [[TMP10:%.*]] = zext i32 [[TMP4]] to i64 ; IR-NEXT: [[TMP10:%.*]] = mul i32 [[TMP9]], [[TMP8]]
; IR-NEXT: [[TMP11:%.*]] = mul i64 [[TMP9]], [[TMP10]] ; IR-NEXT: [[TMP11:%.*]] = zext i32 [[TMP8]] to i64
; IR-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32 ; IR-NEXT: [[TMP12:%.*]] = zext i32 [[TMP10]] to i64
; IR-NEXT: [[TMP13:%.*]] = lshr i64 [[TMP11]], 32 ; IR-NEXT: [[TMP13:%.*]] = mul i64 [[TMP11]], [[TMP12]]
; IR-NEXT: [[TMP14:%.*]] = trunc i64 [[TMP13]] to i32 ; IR-NEXT: [[TMP14:%.*]] = trunc i64 [[TMP13]] to i32
; IR-NEXT: [[TMP15:%.*]] = sub i32 0, [[TMP12]] ; IR-NEXT: [[TMP15:%.*]] = lshr i64 [[TMP13]], 32
; IR-NEXT: [[TMP16:%.*]] = icmp eq i32 [[TMP14]], 0 ; IR-NEXT: [[TMP16:%.*]] = trunc i64 [[TMP15]] to i32
; IR-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP15]], i32 [[TMP12]] ; IR-NEXT: [[TMP17:%.*]] = add i32 [[TMP8]], [[TMP16]]
; IR-NEXT: [[TMP18:%.*]] = zext i32 [[TMP17]] to i64 ; IR-NEXT: [[TMP18:%.*]] = zext i32 [[TMP17]] to i64
; IR-NEXT: [[TMP19:%.*]] = zext i32 [[TMP8]] to i64 ; IR-NEXT: [[TMP19:%.*]] = mul i64 1000000, [[TMP18]]
; IR-NEXT: [[TMP20:%.*]] = mul i64 [[TMP18]], [[TMP19]] ; IR-NEXT: [[TMP20:%.*]] = trunc i64 [[TMP19]] to i32
; IR-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32 ; IR-NEXT: [[TMP21:%.*]] = lshr i64 [[TMP19]], 32
; IR-NEXT: [[TMP22:%.*]] = lshr i64 [[TMP20]], 32 ; IR-NEXT: [[TMP22:%.*]] = trunc i64 [[TMP21]] to i32
; IR-NEXT: [[TMP23:%.*]] = trunc i64 [[TMP22]] to i32 ; IR-NEXT: [[TMP23:%.*]] = mul i32 [[TMP22]], [[TMP4]]
; IR-NEXT: [[TMP24:%.*]] = add i32 [[TMP8]], [[TMP23]] ; IR-NEXT: [[TMP24:%.*]] = sub i32 1000000, [[TMP23]]
; IR-NEXT: [[TMP25:%.*]] = sub i32 [[TMP8]], [[TMP23]] ; IR-NEXT: [[TMP25:%.*]] = icmp uge i32 [[TMP24]], [[TMP4]]
; IR-NEXT: [[TMP26:%.*]] = select i1 [[TMP16]], i32 [[TMP24]], i32 [[TMP25]] ; IR-NEXT: [[TMP26:%.*]] = add i32 [[TMP22]], 1
; IR-NEXT: [[TMP27:%.*]] = zext i32 [[TMP26]] to i64 ; IR-NEXT: [[TMP27:%.*]] = select i1 [[TMP25]], i32 [[TMP26]], i32 [[TMP22]]
; IR-NEXT: [[TMP28:%.*]] = mul i64 [[TMP27]], 1000000 ; IR-NEXT: [[TMP28:%.*]] = sub i32 [[TMP24]], [[TMP4]]
; IR-NEXT: [[TMP29:%.*]] = trunc i64 [[TMP28]] to i32 ; IR-NEXT: [[TMP29:%.*]] = select i1 [[TMP25]], i32 [[TMP28]], i32 [[TMP24]]
; IR-NEXT: [[TMP30:%.*]] = lshr i64 [[TMP28]], 32 ; IR-NEXT: [[TMP30:%.*]] = icmp uge i32 [[TMP29]], [[TMP4]]
; IR-NEXT: [[TMP31:%.*]] = trunc i64 [[TMP30]] to i32 ; IR-NEXT: [[TMP31:%.*]] = add i32 [[TMP27]], 1
; IR-NEXT: [[TMP32:%.*]] = mul i32 [[TMP31]], [[TMP4]] ; IR-NEXT: [[TMP32:%.*]] = select i1 [[TMP30]], i32 [[TMP31]], i32 [[TMP27]]
; IR-NEXT: [[TMP33:%.*]] = sub i32 1000000, [[TMP32]] ; IR-NEXT: [[TMP33:%.*]] = xor i32 [[TMP32]], [[TMP2]]
; IR-NEXT: [[TMP34:%.*]] = icmp uge i32 [[TMP33]], [[TMP4]] ; IR-NEXT: [[TMP34:%.*]] = sub i32 [[TMP33]], [[TMP2]]
; IR-NEXT: [[TMP35:%.*]] = icmp uge i32 1000000, [[TMP32]] ; IR-NEXT: ret i32 [[TMP34]]
; IR-NEXT: [[TMP36:%.*]] = and i1 [[TMP34]], [[TMP35]]
; IR-NEXT: [[TMP37:%.*]] = add i32 [[TMP31]], 1
; IR-NEXT: [[TMP38:%.*]] = sub i32 [[TMP31]], 1
; IR-NEXT: [[TMP39:%.*]] = select i1 [[TMP36]], i32 [[TMP37]], i32 [[TMP31]]
; IR-NEXT: [[TMP40:%.*]] = select i1 [[TMP35]], i32 [[TMP39]], i32 [[TMP38]]
; IR-NEXT: [[TMP41:%.*]] = xor i32 [[TMP40]], [[TMP2]]
; IR-NEXT: [[TMP42:%.*]] = sub i32 [[TMP41]], [[TMP2]]
; IR-NEXT: ret i32 [[TMP42]]
; ;
; GCN-LABEL: select_sdiv_lhs_opaque_const0_i32: ; GCN-LABEL: select_sdiv_lhs_opaque_const0_i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT: s_getpc_b64 s[4:5] ; GCN-NEXT: s_getpc_b64 s[4:5]
; GCN-NEXT: s_add_u32 s4, s4, gv@gotpcrel32@lo+4 ; GCN-NEXT: s_add_u32 s4, s4, gv@gotpcrel32@lo+4
; GCN-NEXT: s_addc_u32 s5, s5, gv@gotpcrel32@hi+4 ; GCN-NEXT: s_addc_u32 s5, s5, gv@gotpcrel32@hi+4
; GCN-NEXT: s_load_dword s4, s[4:5], 0x0 ; GCN-NEXT: s_load_dword s4, s[4:5], 0x0
; GCN-NEXT: v_and_b32_e32 v0, 1, v0 ; GCN-NEXT: v_and_b32_e32 v0, 1, v0
; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0 ; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0
; GCN-NEXT: s_mov_b32 s6, 0xf4240
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: v_mov_b32_e32 v1, s4 ; GCN-NEXT: v_mov_b32_e32 v1, s4
; GCN-NEXT: v_cndmask_b32_e32 v0, 5, v1, vcc ; GCN-NEXT: v_cndmask_b32_e32 v0, 5, v1, vcc
; GCN-NEXT: v_ashrrev_i32_e32 v1, 31, v0 ; GCN-NEXT: v_ashrrev_i32_e32 v1, 31, v0
; GCN-NEXT: v_add_u32_e32 v0, vcc, v0, v1 ; GCN-NEXT: v_add_u32_e32 v0, vcc, v0, v1
; GCN-NEXT: v_xor_b32_e32 v0, v0, v1 ; GCN-NEXT: v_xor_b32_e32 v0, v0, v1
; GCN-NEXT: v_cvt_f32_u32_e32 v2, v0 ; GCN-NEXT: v_cvt_f32_u32_e32 v2, v0
; GCN-NEXT: v_sub_u32_e32 v3, vcc, 0, v0
; GCN-NEXT: s_mov_b32 s4, 0xf4240
; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2 ; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GCN-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; GCN-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2 ; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2
; GCN-NEXT: v_mul_lo_u32 v3, v3, v2
; GCN-NEXT: v_mul_hi_u32 v3, v2, v3
; GCN-NEXT: v_add_u32_e32 v2, vcc, v2, v3
; GCN-NEXT: v_mul_hi_u32 v2, v2, s4
; GCN-NEXT: v_mul_lo_u32 v3, v2, v0 ; GCN-NEXT: v_mul_lo_u32 v3, v2, v0
; GCN-NEXT: v_mul_hi_u32 v4, v2, v0 ; GCN-NEXT: v_add_u32_e32 v4, vcc, 1, v2
; GCN-NEXT: v_sub_u32_e32 v5, vcc, 0, v3 ; GCN-NEXT: v_sub_u32_e32 v3, vcc, s4, v3
; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4 ; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v3, v0
; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GCN-NEXT: v_mul_hi_u32 v3, v3, v2
; GCN-NEXT: v_add_u32_e64 v4, s[4:5], v2, v3
; GCN-NEXT: v_sub_u32_e64 v2, s[4:5], v2, v3
; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc ; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; GCN-NEXT: v_mul_hi_u32 v2, v2, s6 ; GCN-NEXT: v_sub_u32_e64 v4, s[4:5], v3, v0
; GCN-NEXT: s_mov_b32 s4, 0xf4241 ; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GCN-NEXT: v_mul_lo_u32 v3, v2, v0
; GCN-NEXT: v_add_u32_e32 v4, vcc, 1, v2 ; GCN-NEXT: v_add_u32_e32 v4, vcc, 1, v2
; GCN-NEXT: v_add_u32_e32 v5, vcc, -1, v2 ; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v3, v0
; GCN-NEXT: v_sub_u32_e32 v6, vcc, s6, v3 ; GCN-NEXT: v_cndmask_b32_e32 v0, v2, v4, vcc
; GCN-NEXT: v_cmp_gt_u32_e32 vcc, s4, v3
; GCN-NEXT: v_cmp_ge_u32_e64 s[4:5], v6, v0
; GCN-NEXT: s_and_b64 s[4:5], s[4:5], vcc
; GCN-NEXT: v_cndmask_b32_e64 v0, v2, v4, s[4:5]
; GCN-NEXT: v_cndmask_b32_e32 v0, v5, v0, vcc
; GCN-NEXT: v_xor_b32_e32 v0, v0, v1 ; GCN-NEXT: v_xor_b32_e32 v0, v0, v1
; GCN-NEXT: v_sub_u32_e32 v0, vcc, v0, v1 ; GCN-NEXT: v_sub_u32_e32 v0, vcc, v0, v1
; GCN-NEXT: s_setpc_b64 s[30:31] ; GCN-NEXT: s_setpc_b64 s[30:31]
%select = select i1 %cond, i32 ptrtoint (i32 addrspace(1)* @gv to i32), i32 5 %select = select i1 %cond, i32 ptrtoint (i32 addrspace(1)* @gv to i32), i32 5
%op = sdiv i32 1000000, %select %op = sdiv i32 1000000, %select
ret i32 %op ret i32 %op
} }
define i32 @select_sdiv_lhs_opaque_const1_i32(i1 %cond) { define i32 @select_sdiv_lhs_opaque_const1_i32(i1 %cond) {
; IR-LABEL: @select_sdiv_lhs_opaque_const1_i32( ; IR-LABEL: @select_sdiv_lhs_opaque_const1_i32(
; IR-NEXT: [[SELECT:%.*]] = select i1 [[COND:%.*]], i32 5, i32 ptrtoint (i32 addrspace(1)* @gv to i32) ; IR-NEXT: [[SELECT:%.*]] = select i1 [[COND:%.*]], i32 5, i32 ptrtoint (i32 addrspace(1)* @gv to i32)
; IR-NEXT: [[TMP1:%.*]] = ashr i32 [[SELECT]], 31 ; IR-NEXT: [[TMP1:%.*]] = ashr i32 [[SELECT]], 31
; IR-NEXT: [[TMP2:%.*]] = xor i32 0, [[TMP1]] ; IR-NEXT: [[TMP2:%.*]] = xor i32 0, [[TMP1]]
; IR-NEXT: [[TMP3:%.*]] = add i32 [[SELECT]], [[TMP1]] ; IR-NEXT: [[TMP3:%.*]] = add i32 [[SELECT]], [[TMP1]]
; IR-NEXT: [[TMP4:%.*]] = xor i32 [[TMP3]], [[TMP1]] ; IR-NEXT: [[TMP4:%.*]] = xor i32 [[TMP3]], [[TMP1]]
; IR-NEXT: [[TMP5:%.*]] = uitofp i32 [[TMP4]] to float ; IR-NEXT: [[TMP5:%.*]] = uitofp i32 [[TMP4]] to float
; IR-NEXT: [[TMP6:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP5]]) ; IR-NEXT: [[TMP6:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP5]])
; IR-NEXT: [[TMP7:%.*]] = fmul fast float [[TMP6]], 0x41F0000000000000 ; IR-NEXT: [[TMP7:%.*]] = fmul fast float [[TMP6]], 0x41EFFFFFC0000000
; IR-NEXT: [[TMP8:%.*]] = fptoui float [[TMP7]] to i32 ; IR-NEXT: [[TMP8:%.*]] = fptoui float [[TMP7]] to i32
; IR-NEXT: [[TMP9:%.*]] = zext i32 [[TMP8]] to i64 ; IR-NEXT: [[TMP9:%.*]] = sub i32 0, [[TMP4]]
; IR-NEXT: [[TMP10:%.*]] = zext i32 [[TMP4]] to i64 ; IR-NEXT: [[TMP10:%.*]] = mul i32 [[TMP9]], [[TMP8]]
; IR-NEXT: [[TMP11:%.*]] = mul i64 [[TMP9]], [[TMP10]] ; IR-NEXT: [[TMP11:%.*]] = zext i32 [[TMP8]] to i64
; IR-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32 ; IR-NEXT: [[TMP12:%.*]] = zext i32 [[TMP10]] to i64
; IR-NEXT: [[TMP13:%.*]] = lshr i64 [[TMP11]], 32 ; IR-NEXT: [[TMP13:%.*]] = mul i64 [[TMP11]], [[TMP12]]
; IR-NEXT: [[TMP14:%.*]] = trunc i64 [[TMP13]] to i32 ; IR-NEXT: [[TMP14:%.*]] = trunc i64 [[TMP13]] to i32
; IR-NEXT: [[TMP15:%.*]] = sub i32 0, [[TMP12]] ; IR-NEXT: [[TMP15:%.*]] = lshr i64 [[TMP13]], 32
; IR-NEXT: [[TMP16:%.*]] = icmp eq i32 [[TMP14]], 0 ; IR-NEXT: [[TMP16:%.*]] = trunc i64 [[TMP15]] to i32
; IR-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP15]], i32 [[TMP12]] ; IR-NEXT: [[TMP17:%.*]] = add i32 [[TMP8]], [[TMP16]]
; IR-NEXT: [[TMP18:%.*]] = zext i32 [[TMP17]] to i64 ; IR-NEXT: [[TMP18:%.*]] = zext i32 [[TMP17]] to i64
; IR-NEXT: [[TMP19:%.*]] = zext i32 [[TMP8]] to i64 ; IR-NEXT: [[TMP19:%.*]] = mul i64 1000000, [[TMP18]]
; IR-NEXT: [[TMP20:%.*]] = mul i64 [[TMP18]], [[TMP19]] ; IR-NEXT: [[TMP20:%.*]] = trunc i64 [[TMP19]] to i32
; IR-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32 ; IR-NEXT: [[TMP21:%.*]] = lshr i64 [[TMP19]], 32
; IR-NEXT: [[TMP22:%.*]] = lshr i64 [[TMP20]], 32 ; IR-NEXT: [[TMP22:%.*]] = trunc i64 [[TMP21]] to i32
; IR-NEXT: [[TMP23:%.*]] = trunc i64 [[TMP22]] to i32 ; IR-NEXT: [[TMP23:%.*]] = mul i32 [[TMP22]], [[TMP4]]
; IR-NEXT: [[TMP24:%.*]] = add i32 [[TMP8]], [[TMP23]] ; IR-NEXT: [[TMP24:%.*]] = sub i32 1000000, [[TMP23]]
; IR-NEXT: [[TMP25:%.*]] = sub i32 [[TMP8]], [[TMP23]] ; IR-NEXT: [[TMP25:%.*]] = icmp uge i32 [[TMP24]], [[TMP4]]
; IR-NEXT: [[TMP26:%.*]] = select i1 [[TMP16]], i32 [[TMP24]], i32 [[TMP25]] ; IR-NEXT: [[TMP26:%.*]] = add i32 [[TMP22]], 1
; IR-NEXT: [[TMP27:%.*]] = zext i32 [[TMP26]] to i64 ; IR-NEXT: [[TMP27:%.*]] = select i1 [[TMP25]], i32 [[TMP26]], i32 [[TMP22]]
; IR-NEXT: [[TMP28:%.*]] = mul i64 [[TMP27]], 1000000 ; IR-NEXT: [[TMP28:%.*]] = sub i32 [[TMP24]], [[TMP4]]
; IR-NEXT: [[TMP29:%.*]] = trunc i64 [[TMP28]] to i32 ; IR-NEXT: [[TMP29:%.*]] = select i1 [[TMP25]], i32 [[TMP28]], i32 [[TMP24]]
; IR-NEXT: [[TMP30:%.*]] = lshr i64 [[TMP28]], 32 ; IR-NEXT: [[TMP30:%.*]] = icmp uge i32 [[TMP29]], [[TMP4]]
; IR-NEXT: [[TMP31:%.*]] = trunc i64 [[TMP30]] to i32 ; IR-NEXT: [[TMP31:%.*]] = add i32 [[TMP27]], 1
; IR-NEXT: [[TMP32:%.*]] = mul i32 [[TMP31]], [[TMP4]] ; IR-NEXT: [[TMP32:%.*]] = select i1 [[TMP30]], i32 [[TMP31]], i32 [[TMP27]]
; IR-NEXT: [[TMP33:%.*]] = sub i32 1000000, [[TMP32]] ; IR-NEXT: [[TMP33:%.*]] = xor i32 [[TMP32]], [[TMP2]]
; IR-NEXT: [[TMP34:%.*]] = icmp uge i32 [[TMP33]], [[TMP4]] ; IR-NEXT: [[TMP34:%.*]] = sub i32 [[TMP33]], [[TMP2]]
; IR-NEXT: [[TMP35:%.*]] = icmp uge i32 1000000, [[TMP32]] ; IR-NEXT: ret i32 [[TMP34]]
; IR-NEXT: [[TMP36:%.*]] = and i1 [[TMP34]], [[TMP35]]
; IR-NEXT: [[TMP37:%.*]] = add i32 [[TMP31]], 1
; IR-NEXT: [[TMP38:%.*]] = sub i32 [[TMP31]], 1
; IR-NEXT: [[TMP39:%.*]] = select i1 [[TMP36]], i32 [[TMP37]], i32 [[TMP31]]
; IR-NEXT: [[TMP40:%.*]] = select i1 [[TMP35]], i32 [[TMP39]], i32 [[TMP38]]
; IR-NEXT: [[TMP41:%.*]] = xor i32 [[TMP40]], [[TMP2]]
; IR-NEXT: [[TMP42:%.*]] = sub i32 [[TMP41]], [[TMP2]]
; IR-NEXT: ret i32 [[TMP42]]
; ;
; GCN-LABEL: select_sdiv_lhs_opaque_const1_i32: ; GCN-LABEL: select_sdiv_lhs_opaque_const1_i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT: s_getpc_b64 s[4:5] ; GCN-NEXT: s_getpc_b64 s[4:5]
; GCN-NEXT: s_add_u32 s4, s4, gv@gotpcrel32@lo+4 ; GCN-NEXT: s_add_u32 s4, s4, gv@gotpcrel32@lo+4
; GCN-NEXT: s_addc_u32 s5, s5, gv@gotpcrel32@hi+4 ; GCN-NEXT: s_addc_u32 s5, s5, gv@gotpcrel32@hi+4
; GCN-NEXT: s_load_dword s4, s[4:5], 0x0 ; GCN-NEXT: s_load_dword s4, s[4:5], 0x0
; GCN-NEXT: v_and_b32_e32 v0, 1, v0 ; GCN-NEXT: v_and_b32_e32 v0, 1, v0
; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0 ; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0
; GCN-NEXT: s_mov_b32 s6, 0xf4240
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: v_mov_b32_e32 v1, s4 ; GCN-NEXT: v_mov_b32_e32 v1, s4
; GCN-NEXT: v_cndmask_b32_e64 v0, v1, 5, vcc ; GCN-NEXT: v_cndmask_b32_e64 v0, v1, 5, vcc
; GCN-NEXT: v_ashrrev_i32_e32 v1, 31, v0 ; GCN-NEXT: v_ashrrev_i32_e32 v1, 31, v0
; GCN-NEXT: v_add_u32_e32 v0, vcc, v0, v1 ; GCN-NEXT: v_add_u32_e32 v0, vcc, v0, v1
; GCN-NEXT: v_xor_b32_e32 v0, v0, v1 ; GCN-NEXT: v_xor_b32_e32 v0, v0, v1
; GCN-NEXT: v_cvt_f32_u32_e32 v2, v0 ; GCN-NEXT: v_cvt_f32_u32_e32 v2, v0
; GCN-NEXT: v_sub_u32_e32 v3, vcc, 0, v0
; GCN-NEXT: s_mov_b32 s4, 0xf4240
; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2 ; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GCN-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; GCN-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2 ; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2
; GCN-NEXT: v_mul_lo_u32 v3, v3, v2
; GCN-NEXT: v_mul_hi_u32 v3, v2, v3
; GCN-NEXT: v_add_u32_e32 v2, vcc, v2, v3
; GCN-NEXT: v_mul_hi_u32 v2, v2, s4
; GCN-NEXT: v_mul_lo_u32 v3, v2, v0 ; GCN-NEXT: v_mul_lo_u32 v3, v2, v0
; GCN-NEXT: v_mul_hi_u32 v4, v2, v0 ; GCN-NEXT: v_add_u32_e32 v4, vcc, 1, v2
; GCN-NEXT: v_sub_u32_e32 v5, vcc, 0, v3 ; GCN-NEXT: v_sub_u32_e32 v3, vcc, s4, v3
; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4 ; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v3, v0
; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GCN-NEXT: v_mul_hi_u32 v3, v3, v2
; GCN-NEXT: v_add_u32_e64 v4, s[4:5], v2, v3
; GCN-NEXT: v_sub_u32_e64 v2, s[4:5], v2, v3
; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc ; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; GCN-NEXT: v_mul_hi_u32 v2, v2, s6 ; GCN-NEXT: v_sub_u32_e64 v4, s[4:5], v3, v0
; GCN-NEXT: s_mov_b32 s4, 0xf4241 ; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GCN-NEXT: v_mul_lo_u32 v3, v2, v0
; GCN-NEXT: v_add_u32_e32 v4, vcc, 1, v2 ; GCN-NEXT: v_add_u32_e32 v4, vcc, 1, v2
; GCN-NEXT: v_add_u32_e32 v5, vcc, -1, v2 ; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v3, v0
; GCN-NEXT: v_sub_u32_e32 v6, vcc, s6, v3 ; GCN-NEXT: v_cndmask_b32_e32 v0, v2, v4, vcc
; GCN-NEXT: v_cmp_gt_u32_e32 vcc, s4, v3
; GCN-NEXT: v_cmp_ge_u32_e64 s[4:5], v6, v0
; GCN-NEXT: s_and_b64 s[4:5], s[4:5], vcc
; GCN-NEXT: v_cndmask_b32_e64 v0, v2, v4, s[4:5]
; GCN-NEXT: v_cndmask_b32_e32 v0, v5, v0, vcc
; GCN-NEXT: v_xor_b32_e32 v0, v0, v1 ; GCN-NEXT: v_xor_b32_e32 v0, v0, v1
; GCN-NEXT: v_sub_u32_e32 v0, vcc, v0, v1 ; GCN-NEXT: v_sub_u32_e32 v0, vcc, v0, v1
; GCN-NEXT: s_setpc_b64 s[30:31] ; GCN-NEXT: s_setpc_b64 s[30:31]
%select = select i1 %cond, i32 5, i32 ptrtoint (i32 addrspace(1)* @gv to i32) %select = select i1 %cond, i32 5, i32 ptrtoint (i32 addrspace(1)* @gv to i32)
%op = sdiv i32 1000000, %select %op = sdiv i32 1000000, %select
ret i32 %op ret i32 %op
} }
▲ Show 20 Lines • Show All 75 Lines • ▼ Show 20 Lines; GCN-NEXT: s_setpc_b64 s[30:31]
%op = add i32 1000000, %select %op = add i32 1000000, %select
ret i32 %op ret i32 %op
} }
define float @select_fadd_lhs_const_i32_fmf(i1 %cond) { define float @select_fadd_lhs_const_i32_fmf(i1 %cond) {
; IR-LABEL: @select_fadd_lhs_const_i32_fmf( ; IR-LABEL: @select_fadd_lhs_const_i32_fmf(
; IR-NEXT: [[OP:%.*]] = select nnan nsz i1 [[COND:%.*]], float 3.000000e+00, float 5.000000e+00 ; IR-NEXT: [[OP:%.*]] = select nnan nsz i1 [[COND:%.*]], float 3.000000e+00, float 5.000000e+00
; IR-NEXT: ret float [[OP]] ; IR-NEXT: ret float [[OP]]
;
; GCN-LABEL: select_fadd_lhs_const_i32_fmf: ; GCN-LABEL: select_fadd_lhs_const_i32_fmf:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT: v_and_b32_e32 v0, 1, v0 ; GCN-NEXT: v_and_b32_e32 v0, 1, v0
; GCN-NEXT: v_mov_b32_e32 v1, 0x40a00000 ; GCN-NEXT: v_mov_b32_e32 v1, 0x40a00000
; GCN-NEXT: v_mov_b32_e32 v2, 0x40400000 ; GCN-NEXT: v_mov_b32_e32 v2, 0x40400000
; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0 ; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0
; GCN-NEXT: v_cndmask_b32_e32 v0, v1, v2, vcc ; GCN-NEXT: v_cndmask_b32_e32 v0, v1, v2, vcc
Show All 12 Lines
; GCN-NEXT: v_mov_b32_e32 v1, 0x1f40 ; GCN-NEXT: v_mov_b32_e32 v1, 0x1f40
; GCN-NEXT: v_mov_b32_e32 v2, 0x1388 ; GCN-NEXT: v_mov_b32_e32 v2, 0x1388
; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0 ; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0
; GCN-NEXT: v_cndmask_b32_e32 v0, v1, v2, vcc ; GCN-NEXT: v_cndmask_b32_e32 v0, v1, v2, vcc
; GCN-NEXT: s_setpc_b64 s[30:31] ; GCN-NEXT: s_setpc_b64 s[30:31]
; IR-LABEL: @select_mul_lhs_const_i32( ; IR-LABEL: @select_mul_lhs_const_i32(
; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i32 5000, i32 8000 ; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i32 5000, i32 8000
; IR-NEXT: ret i32 [[OP]] ; IR-NEXT: ret i32 [[OP]]
;
%select = select i1 %cond, i32 5, i32 8 %select = select i1 %cond, i32 5, i32 8
%op = mul i32 1000, %select %op = mul i32 1000, %select
ret i32 %op ret i32 %op
} }
; Make sure we don't try to use mul24 instead ; Make sure we don't try to use mul24 instead
define i32 @select_mul_rhs_const_i32(i1 %cond) { define i32 @select_mul_rhs_const_i32(i1 %cond) {
; GCN-LABEL: select_mul_rhs_const_i32: ; GCN-LABEL: select_mul_rhs_const_i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT: v_and_b32_e32 v0, 1, v0 ; GCN-NEXT: v_and_b32_e32 v0, 1, v0
; GCN-NEXT: v_mov_b32_e32 v1, 0x1f40 ; GCN-NEXT: v_mov_b32_e32 v1, 0x1f40
; GCN-NEXT: v_mov_b32_e32 v2, 0x1388 ; GCN-NEXT: v_mov_b32_e32 v2, 0x1388
; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0 ; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0
; GCN-NEXT: v_cndmask_b32_e32 v0, v1, v2, vcc ; GCN-NEXT: v_cndmask_b32_e32 v0, v1, v2, vcc
; GCN-NEXT: s_setpc_b64 s[30:31] ; GCN-NEXT: s_setpc_b64 s[30:31]
; IR-LABEL: @select_mul_rhs_const_i32( ; IR-LABEL: @select_mul_rhs_const_i32(
; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i32 5000, i32 8000 ; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i32 5000, i32 8000
; IR-NEXT: ret i32 [[OP]] ; IR-NEXT: ret i32 [[OP]]
;
%select = select i1 %cond, i32 5, i32 8 %select = select i1 %cond, i32 5, i32 8
%op = mul i32 %select, 1000 %op = mul i32 %select, 1000
ret i32 %op ret i32 %op
} }
define amdgpu_kernel void @select_add_lhs_const_i16(i1 %cond) { define amdgpu_kernel void @select_add_lhs_const_i16(i1 %cond) {
; IR-LABEL: @select_add_lhs_const_i16( ; IR-LABEL: @select_add_lhs_const_i16(
; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i16 128, i16 131 ; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i16 128, i16 131
; IR-NEXT: store i16 [[OP]], i16 addrspace(1)* undef ; IR-NEXT: store i16 [[OP]], i16 addrspace(1)* undef, align 2
; IR-NEXT: ret void ; IR-NEXT: ret void
;
; GCN-LABEL: select_add_lhs_const_i16: ; GCN-LABEL: select_add_lhs_const_i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dword s0, s[4:5], 0x0 ; GCN-NEXT: s_load_dword s0, s[4:5], 0x0
; GCN-NEXT: v_mov_b32_e32 v0, 0x83 ; GCN-NEXT: v_mov_b32_e32 v0, 0x83
; GCN-NEXT: v_mov_b32_e32 v1, 0x80 ; GCN-NEXT: v_mov_b32_e32 v1, 0x80
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_and_b32 s0, 1, s0 ; GCN-NEXT: s_and_b32 s0, 1, s0
; GCN-NEXT: v_cmp_eq_u32_e64 vcc, s0, 1 ; GCN-NEXT: v_cmp_eq_u32_e64 vcc, s0, 1
Show All 12 Lines
; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT: v_and_b32_e32 v0, 1, v0 ; GCN-NEXT: v_and_b32_e32 v0, 1, v0
; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0 ; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0
; GCN-NEXT: v_cndmask_b32_e64 v0, 50, 47, vcc ; GCN-NEXT: v_cndmask_b32_e64 v0, 50, 47, vcc
; GCN-NEXT: s_setpc_b64 s[30:31] ; GCN-NEXT: s_setpc_b64 s[30:31]
; IR-LABEL: @select_add_trunc_select( ; IR-LABEL: @select_add_trunc_select(
; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i16 47, i16 50 ; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i16 47, i16 50
; IR-NEXT: ret i16 [[OP]] ; IR-NEXT: ret i16 [[OP]]
;
%select = select i1 %cond, i32 5, i32 8 %select = select i1 %cond, i32 5, i32 8
%trunc = trunc i32 %select to i16 %trunc = trunc i32 %select to i16
%op = add i16 %trunc, 42 %op = add i16 %trunc, 42
ret i16 %op ret i16 %op
} }
define i32 @select_add_sext_select(i1 %cond) { define i32 @select_add_sext_select(i1 %cond) {
; IR-LABEL: @select_add_sext_select( ; IR-LABEL: @select_add_sext_select(
; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i32 29, i32 50 ; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i32 29, i32 50
; IR-NEXT: ret i32 [[OP]] ; IR-NEXT: ret i32 [[OP]]
;
; GCN-LABEL: select_add_sext_select: ; GCN-LABEL: select_add_sext_select:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT: v_and_b32_e32 v0, 1, v0 ; GCN-NEXT: v_and_b32_e32 v0, 1, v0
; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0 ; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0
; GCN-NEXT: v_cndmask_b32_e64 v0, 50, 29, vcc ; GCN-NEXT: v_cndmask_b32_e64 v0, 50, 29, vcc
; GCN-NEXT: s_setpc_b64 s[30:31] ; GCN-NEXT: s_setpc_b64 s[30:31]
%select = select i1 %cond, i16 -13, i16 8 %select = select i1 %cond, i16 -13, i16 8
%trunc = sext i16 %select to i32 %trunc = sext i16 %select to i32
%op = add i32 %trunc, 42 %op = add i32 %trunc, 42
ret i32 %op ret i32 %op
} }
define i32 @select_add_zext_select(i1 %cond) { define i32 @select_add_zext_select(i1 %cond) {
; IR-LABEL: @select_add_zext_select( ; IR-LABEL: @select_add_zext_select(
; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i32 47, i32 50 ; IR-NEXT: [[OP:%.*]] = select i1 [[COND:%.*]], i32 47, i32 50
; IR-NEXT: ret i32 [[OP]] ; IR-NEXT: ret i32 [[OP]]
;
; GCN-LABEL: select_add_zext_select: ; GCN-LABEL: select_add_zext_select:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GCN-NEXT: v_and_b32_e32 v0, 1, v0 ; GCN-NEXT: v_and_b32_e32 v0, 1, v0
; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0 ; GCN-NEXT: v_cmp_eq_u32_e32 vcc, 1, v0
; GCN-NEXT: v_cndmask_b32_e64 v0, 50, 47, vcc ; GCN-NEXT: v_cndmask_b32_e64 v0, 50, 47, vcc
; GCN-NEXT: s_setpc_b64 s[30:31] ; GCN-NEXT: s_setpc_b64 s[30:31]
%select = select i1 %cond, i16 5, i16 8 %select = select i1 %cond, i16 5, i16 8
▲ Show 20 Lines • Show All 56 Lines • Show Last 20 Lines

llvm/test/CodeGen/AMDGPU/amdgpu-codegenprepare-idiv.ll

  • This file is larger than 256 KB, so syntax highlighting is disabled by default.
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py ; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: opt -S -mtriple=amdgcn-- -mcpu=tahiti -amdgpu-codegenprepare -amdgpu-bypass-slow-div=0 %s | FileCheck %s ; RUN: opt -S -mtriple=amdgcn-- -mcpu=tahiti -amdgpu-codegenprepare -amdgpu-bypass-slow-div=0 %s | FileCheck %s
; RUN: llc -mtriple=amdgcn-- -mcpu=tahiti -amdgpu-bypass-slow-div=0 < %s | FileCheck -check-prefix=GCN %s ; RUN: llc -mtriple=amdgcn-- -mcpu=tahiti -amdgpu-bypass-slow-div=0 < %s | FileCheck -check-prefix=GCN %s
define amdgpu_kernel void @udiv_i32(i32 addrspace(1)* %out, i32 %x, i32 %y) { define amdgpu_kernel void @udiv_i32(i32 addrspace(1)* %out, i32 %x, i32 %y) {
; CHECK-LABEL: @udiv_i32( ; CHECK-LABEL: @udiv_i32(
; CHECK-NEXT: [[TMP1:%.*]] = uitofp i32 [[Y:%.*]] to float ; CHECK-NEXT: [[TMP1:%.*]] = uitofp i32 [[Y:%.*]] to float
; CHECK-NEXT: [[TMP2:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP1]]) ; CHECK-NEXT: [[TMP2:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP1]])
; CHECK-NEXT: [[TMP3:%.*]] = fmul fast float [[TMP2]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP3:%.*]] = fmul fast float [[TMP2]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP4:%.*]] = fptoui float [[TMP3]] to i32 ; CHECK-NEXT: [[TMP4:%.*]] = fptoui float [[TMP3]] to i32
; CHECK-NEXT: [[TMP5:%.*]] = zext i32 [[TMP4]] to i64 ; CHECK-NEXT: [[TMP5:%.*]] = sub i32 0, [[Y]]
; CHECK-NEXT: [[TMP6:%.*]] = zext i32 [[Y]] to i64 ; CHECK-NEXT: [[TMP6:%.*]] = mul i32 [[TMP5]], [[TMP4]]
; CHECK-NEXT: [[TMP7:%.*]] = mul i64 [[TMP5]], [[TMP6]] ; CHECK-NEXT: [[TMP7:%.*]] = zext i32 [[TMP4]] to i64
; CHECK-NEXT: [[TMP8:%.*]] = trunc i64 [[TMP7]] to i32 ; CHECK-NEXT: [[TMP8:%.*]] = zext i32 [[TMP6]] to i64
; CHECK-NEXT: [[TMP9:%.*]] = lshr i64 [[TMP7]], 32 ; CHECK-NEXT: [[TMP9:%.*]] = mul i64 [[TMP7]], [[TMP8]]
; CHECK-NEXT: [[TMP10:%.*]] = trunc i64 [[TMP9]] to i32 ; CHECK-NEXT: [[TMP10:%.*]] = trunc i64 [[TMP9]] to i32
; CHECK-NEXT: [[TMP11:%.*]] = sub i32 0, [[TMP8]] ; CHECK-NEXT: [[TMP11:%.*]] = lshr i64 [[TMP9]], 32
; CHECK-NEXT: [[TMP12:%.*]] = icmp eq i32 [[TMP10]], 0 ; CHECK-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32
; CHECK-NEXT: [[TMP13:%.*]] = select i1 [[TMP12]], i32 [[TMP11]], i32 [[TMP8]] ; CHECK-NEXT: [[TMP13:%.*]] = add i32 [[TMP4]], [[TMP12]]
; CHECK-NEXT: [[TMP14:%.*]] = zext i32 [[TMP13]] to i64 ; CHECK-NEXT: [[TMP14:%.*]] = zext i32 [[X:%.*]] to i64
; CHECK-NEXT: [[TMP15:%.*]] = zext i32 [[TMP4]] to i64 ; CHECK-NEXT: [[TMP15:%.*]] = zext i32 [[TMP13]] to i64
; CHECK-NEXT: [[TMP16:%.*]] = mul i64 [[TMP14]], [[TMP15]] ; CHECK-NEXT: [[TMP16:%.*]] = mul i64 [[TMP14]], [[TMP15]]
; CHECK-NEXT: [[TMP17:%.*]] = trunc i64 [[TMP16]] to i32 ; CHECK-NEXT: [[TMP17:%.*]] = trunc i64 [[TMP16]] to i32
; CHECK-NEXT: [[TMP18:%.*]] = lshr i64 [[TMP16]], 32 ; CHECK-NEXT: [[TMP18:%.*]] = lshr i64 [[TMP16]], 32
; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32
; CHECK-NEXT: [[TMP20:%.*]] = add i32 [[TMP4]], [[TMP19]] ; CHECK-NEXT: [[TMP20:%.*]] = mul i32 [[TMP19]], [[Y]]
; CHECK-NEXT: [[TMP21:%.*]] = sub i32 [[TMP4]], [[TMP19]] ; CHECK-NEXT: [[TMP21:%.*]] = sub i32 [[X]], [[TMP20]]
; CHECK-NEXT: [[TMP22:%.*]] = select i1 [[TMP12]], i32 [[TMP20]], i32 [[TMP21]] ; CHECK-NEXT: [[TMP22:%.*]] = icmp uge i32 [[TMP21]], [[Y]]
; CHECK-NEXT: [[TMP23:%.*]] = zext i32 [[TMP22]] to i64 ; CHECK-NEXT: [[TMP23:%.*]] = add i32 [[TMP19]], 1
; CHECK-NEXT: [[TMP24:%.*]] = zext i32 [[X:%.*]] to i64 ; CHECK-NEXT: [[TMP24:%.*]] = select i1 [[TMP22]], i32 [[TMP23]], i32 [[TMP19]]
; CHECK-NEXT: [[TMP25:%.*]] = mul i64 [[TMP23]], [[TMP24]] ; CHECK-NEXT: [[TMP25:%.*]] = sub i32 [[TMP21]], [[Y]]
; CHECK-NEXT: [[TMP26:%.*]] = trunc i64 [[TMP25]] to i32 ; CHECK-NEXT: [[TMP26:%.*]] = select i1 [[TMP22]], i32 [[TMP25]], i32 [[TMP21]]
; CHECK-NEXT: [[TMP27:%.*]] = lshr i64 [[TMP25]], 32 ; CHECK-NEXT: [[TMP27:%.*]] = icmp uge i32 [[TMP26]], [[Y]]
; CHECK-NEXT: [[TMP28:%.*]] = trunc i64 [[TMP27]] to i32 ; CHECK-NEXT: [[TMP28:%.*]] = add i32 [[TMP24]], 1
; CHECK-NEXT: [[TMP29:%.*]] = mul i32 [[TMP28]], [[Y]] ; CHECK-NEXT: [[TMP29:%.*]] = select i1 [[TMP27]], i32 [[TMP28]], i32 [[TMP24]]
; CHECK-NEXT: [[TMP30:%.*]] = sub i32 [[X]], [[TMP29]] ; CHECK-NEXT: store i32 [[TMP29]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: [[TMP31:%.*]] = icmp uge i32 [[TMP30]], [[Y]]
; CHECK-NEXT: [[TMP32:%.*]] = icmp uge i32 [[X]], [[TMP29]]
; CHECK-NEXT: [[TMP33:%.*]] = and i1 [[TMP31]], [[TMP32]]
; CHECK-NEXT: [[TMP34:%.*]] = add i32 [[TMP28]], 1
; CHECK-NEXT: [[TMP35:%.*]] = sub i32 [[TMP28]], 1
; CHECK-NEXT: [[TMP36:%.*]] = select i1 [[TMP33]], i32 [[TMP34]], i32 [[TMP28]]
; CHECK-NEXT: [[TMP37:%.*]] = select i1 [[TMP32]], i32 [[TMP36]], i32 [[TMP35]]
; CHECK-NEXT: store i32 [[TMP37]], i32 addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_i32: ; GCN-LABEL: udiv_i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s9 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s3
; GCN-NEXT: s_sub_i32 s4, 0, s3
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0 ; GCN-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: v_mul_lo_u32 v1, v0, s9 ; GCN-NEXT: v_mul_lo_u32 v1, s4, v0
; GCN-NEXT: v_mul_hi_u32 v2, v0, s9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: v_sub_i32_e32 v3, vcc, 0, v1 ; GCN-NEXT: v_mul_hi_u32 v1, v0, v1
; GCN-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v2 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[2:3] ; GCN-NEXT: v_mul_hi_u32 v0, s2, v0
; GCN-NEXT: v_mul_hi_u32 v1, v1, v0 ; GCN-NEXT: v_mul_lo_u32 v1, v0, s3
; GCN-NEXT: v_add_i32_e32 v2, vcc, v1, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[2:3]
; GCN-NEXT: v_mul_hi_u32 v0, v0, s8
; GCN-NEXT: v_mul_lo_u32 v1, v0, s9
; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v0 ; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; GCN-NEXT: v_add_i32_e32 v3, vcc, -1, v0 ; GCN-NEXT: v_sub_i32_e32 v1, vcc, s2, v1
; GCN-NEXT: v_sub_i32_e32 v4, vcc, s8, v1 ; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s3, v1
; GCN-NEXT: v_cmp_ge_u32_e32 vcc, s8, v1
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s9, v4
; GCN-NEXT: s_and_b64 s[0:1], s[0:1], vcc
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1] ; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1]
; GCN-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s3, v1
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v2, s[0:1]
; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; GCN-NEXT: v_cmp_le_u32_e32 vcc, s3, v1
; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = udiv i32 %x, %y %r = udiv i32 %x, %y
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @urem_i32(i32 addrspace(1)* %out, i32 %x, i32 %y) { define amdgpu_kernel void @urem_i32(i32 addrspace(1)* %out, i32 %x, i32 %y) {
; CHECK-LABEL: @urem_i32( ; CHECK-LABEL: @urem_i32(
; CHECK-NEXT: [[TMP1:%.*]] = uitofp i32 [[Y:%.*]] to float ; CHECK-NEXT: [[TMP1:%.*]] = uitofp i32 [[Y:%.*]] to float
; CHECK-NEXT: [[TMP2:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP1]]) ; CHECK-NEXT: [[TMP2:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP1]])
; CHECK-NEXT: [[TMP3:%.*]] = fmul fast float [[TMP2]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP3:%.*]] = fmul fast float [[TMP2]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP4:%.*]] = fptoui float [[TMP3]] to i32 ; CHECK-NEXT: [[TMP4:%.*]] = fptoui float [[TMP3]] to i32
; CHECK-NEXT: [[TMP5:%.*]] = zext i32 [[TMP4]] to i64 ; CHECK-NEXT: [[TMP5:%.*]] = sub i32 0, [[Y]]
; CHECK-NEXT: [[TMP6:%.*]] = zext i32 [[Y]] to i64 ; CHECK-NEXT: [[TMP6:%.*]] = mul i32 [[TMP5]], [[TMP4]]
; CHECK-NEXT: [[TMP7:%.*]] = mul i64 [[TMP5]], [[TMP6]] ; CHECK-NEXT: [[TMP7:%.*]] = zext i32 [[TMP4]] to i64
; CHECK-NEXT: [[TMP8:%.*]] = trunc i64 [[TMP7]] to i32 ; CHECK-NEXT: [[TMP8:%.*]] = zext i32 [[TMP6]] to i64
; CHECK-NEXT: [[TMP9:%.*]] = lshr i64 [[TMP7]], 32 ; CHECK-NEXT: [[TMP9:%.*]] = mul i64 [[TMP7]], [[TMP8]]
; CHECK-NEXT: [[TMP10:%.*]] = trunc i64 [[TMP9]] to i32 ; CHECK-NEXT: [[TMP10:%.*]] = trunc i64 [[TMP9]] to i32
; CHECK-NEXT: [[TMP11:%.*]] = sub i32 0, [[TMP8]] ; CHECK-NEXT: [[TMP11:%.*]] = lshr i64 [[TMP9]], 32
; CHECK-NEXT: [[TMP12:%.*]] = icmp eq i32 [[TMP10]], 0 ; CHECK-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32
; CHECK-NEXT: [[TMP13:%.*]] = select i1 [[TMP12]], i32 [[TMP11]], i32 [[TMP8]] ; CHECK-NEXT: [[TMP13:%.*]] = add i32 [[TMP4]], [[TMP12]]
; CHECK-NEXT: [[TMP14:%.*]] = zext i32 [[TMP13]] to i64 ; CHECK-NEXT: [[TMP14:%.*]] = zext i32 [[X:%.*]] to i64
; CHECK-NEXT: [[TMP15:%.*]] = zext i32 [[TMP4]] to i64 ; CHECK-NEXT: [[TMP15:%.*]] = zext i32 [[TMP13]] to i64
; CHECK-NEXT: [[TMP16:%.*]] = mul i64 [[TMP14]], [[TMP15]] ; CHECK-NEXT: [[TMP16:%.*]] = mul i64 [[TMP14]], [[TMP15]]
; CHECK-NEXT: [[TMP17:%.*]] = trunc i64 [[TMP16]] to i32 ; CHECK-NEXT: [[TMP17:%.*]] = trunc i64 [[TMP16]] to i32
; CHECK-NEXT: [[TMP18:%.*]] = lshr i64 [[TMP16]], 32 ; CHECK-NEXT: [[TMP18:%.*]] = lshr i64 [[TMP16]], 32
; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32
; CHECK-NEXT: [[TMP20:%.*]] = add i32 [[TMP4]], [[TMP19]] ; CHECK-NEXT: [[TMP20:%.*]] = mul i32 [[TMP19]], [[Y]]
; CHECK-NEXT: [[TMP21:%.*]] = sub i32 [[TMP4]], [[TMP19]] ; CHECK-NEXT: [[TMP21:%.*]] = sub i32 [[X]], [[TMP20]]
; CHECK-NEXT: [[TMP22:%.*]] = select i1 [[TMP12]], i32 [[TMP20]], i32 [[TMP21]] ; CHECK-NEXT: [[TMP22:%.*]] = icmp uge i32 [[TMP21]], [[Y]]
; CHECK-NEXT: [[TMP23:%.*]] = zext i32 [[TMP22]] to i64 ; CHECK-NEXT: [[TMP23:%.*]] = sub i32 [[TMP21]], [[Y]]
; CHECK-NEXT: [[TMP24:%.*]] = zext i32 [[X:%.*]] to i64 ; CHECK-NEXT: [[TMP24:%.*]] = select i1 [[TMP22]], i32 [[TMP23]], i32 [[TMP21]]
; CHECK-NEXT: [[TMP25:%.*]] = mul i64 [[TMP23]], [[TMP24]] ; CHECK-NEXT: [[TMP25:%.*]] = icmp uge i32 [[TMP24]], [[Y]]
; CHECK-NEXT: [[TMP26:%.*]] = trunc i64 [[TMP25]] to i32 ; CHECK-NEXT: [[TMP26:%.*]] = sub i32 [[TMP24]], [[Y]]
; CHECK-NEXT: [[TMP27:%.*]] = lshr i64 [[TMP25]], 32 ; CHECK-NEXT: [[TMP27:%.*]] = select i1 [[TMP25]], i32 [[TMP26]], i32 [[TMP24]]
; CHECK-NEXT: [[TMP28:%.*]] = trunc i64 [[TMP27]] to i32 ; CHECK-NEXT: store i32 [[TMP27]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: [[TMP29:%.*]] = mul i32 [[TMP28]], [[Y]]
; CHECK-NEXT: [[TMP30:%.*]] = sub i32 [[X]], [[TMP29]]
; CHECK-NEXT: [[TMP31:%.*]] = icmp uge i32 [[TMP30]], [[Y]]
; CHECK-NEXT: [[TMP32:%.*]] = icmp uge i32 [[X]], [[TMP29]]
; CHECK-NEXT: [[TMP33:%.*]] = and i1 [[TMP31]], [[TMP32]]
; CHECK-NEXT: [[TMP34:%.*]] = sub i32 [[TMP30]], [[Y]]
; CHECK-NEXT: [[TMP35:%.*]] = add i32 [[TMP30]], [[Y]]
; CHECK-NEXT: [[TMP36:%.*]] = select i1 [[TMP33]], i32 [[TMP34]], i32 [[TMP30]]
; CHECK-NEXT: [[TMP37:%.*]] = select i1 [[TMP32]], i32 [[TMP36]], i32 [[TMP35]]
; CHECK-NEXT: store i32 [[TMP37]], i32 addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_i32: ; GCN-LABEL: urem_i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s9 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s5
; GCN-NEXT: s_sub_i32 s2, 0, s5
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0 ; GCN-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: v_mul_lo_u32 v1, v0, s9 ; GCN-NEXT: v_mul_lo_u32 v1, s2, v0
; GCN-NEXT: v_mul_hi_u32 v2, v0, s9 ; GCN-NEXT: s_mov_b32 s2, -1
; GCN-NEXT: v_sub_i32_e32 v3, vcc, 0, v1 ; GCN-NEXT: v_mul_hi_u32 v1, v0, v1
; GCN-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v2 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[2:3] ; GCN-NEXT: v_mul_hi_u32 v0, s4, v0
; GCN-NEXT: v_mul_hi_u32 v1, v1, v0 ; GCN-NEXT: v_mul_lo_u32 v0, v0, s5
; GCN-NEXT: v_add_i32_e32 v2, vcc, v1, v0 ; GCN-NEXT: v_sub_i32_e32 v0, vcc, s4, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v1, v0 ; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s5, v0
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[2:3] ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s5, v0
; GCN-NEXT: v_mul_hi_u32 v0, v0, s8 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v1, vcc
; GCN-NEXT: v_mul_lo_u32 v0, v0, s9 ; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s5, v0
; GCN-NEXT: v_sub_i32_e32 v1, vcc, s8, v0 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s5, v0
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s8, v0 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v1, vcc
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s9, v1 ; GCN-NEXT: buffer_store_dword v0, off, s[0:3], 0
; GCN-NEXT: v_add_i32_e32 v2, vcc, s9, v1
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s9, v1
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3]
; GCN-NEXT: v_cndmask_b32_e32 v0, v1, v0, vcc
; GCN-NEXT: v_cndmask_b32_e64 v0, v2, v0, s[2:3]
; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = urem i32 %x, %y %r = urem i32 %x, %y
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @sdiv_i32(i32 addrspace(1)* %out, i32 %x, i32 %y) { define amdgpu_kernel void @sdiv_i32(i32 addrspace(1)* %out, i32 %x, i32 %y) {
; CHECK-LABEL: @sdiv_i32( ; CHECK-LABEL: @sdiv_i32(
; CHECK-NEXT: [[TMP1:%.*]] = ashr i32 [[X:%.*]], 31 ; CHECK-NEXT: [[TMP1:%.*]] = ashr i32 [[X:%.*]], 31
; CHECK-NEXT: [[TMP2:%.*]] = ashr i32 [[Y:%.*]], 31 ; CHECK-NEXT: [[TMP2:%.*]] = ashr i32 [[Y:%.*]], 31
; CHECK-NEXT: [[TMP3:%.*]] = xor i32 [[TMP1]], [[TMP2]] ; CHECK-NEXT: [[TMP3:%.*]] = xor i32 [[TMP1]], [[TMP2]]
; CHECK-NEXT: [[TMP4:%.*]] = add i32 [[X]], [[TMP1]] ; CHECK-NEXT: [[TMP4:%.*]] = add i32 [[X]], [[TMP1]]
; CHECK-NEXT: [[TMP5:%.*]] = add i32 [[Y]], [[TMP2]] ; CHECK-NEXT: [[TMP5:%.*]] = add i32 [[Y]], [[TMP2]]
; CHECK-NEXT: [[TMP6:%.*]] = xor i32 [[TMP4]], [[TMP1]] ; CHECK-NEXT: [[TMP6:%.*]] = xor i32 [[TMP4]], [[TMP1]]
; CHECK-NEXT: [[TMP7:%.*]] = xor i32 [[TMP5]], [[TMP2]] ; CHECK-NEXT: [[TMP7:%.*]] = xor i32 [[TMP5]], [[TMP2]]
; CHECK-NEXT: [[TMP8:%.*]] = uitofp i32 [[TMP7]] to float ; CHECK-NEXT: [[TMP8:%.*]] = uitofp i32 [[TMP7]] to float
; CHECK-NEXT: [[TMP9:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP8]]) ; CHECK-NEXT: [[TMP9:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP8]])
; CHECK-NEXT: [[TMP10:%.*]] = fmul fast float [[TMP9]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP10:%.*]] = fmul fast float [[TMP9]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP11:%.*]] = fptoui float [[TMP10]] to i32 ; CHECK-NEXT: [[TMP11:%.*]] = fptoui float [[TMP10]] to i32
; CHECK-NEXT: [[TMP12:%.*]] = zext i32 [[TMP11]] to i64 ; CHECK-NEXT: [[TMP12:%.*]] = sub i32 0, [[TMP7]]
; CHECK-NEXT: [[TMP13:%.*]] = zext i32 [[TMP7]] to i64 ; CHECK-NEXT: [[TMP13:%.*]] = mul i32 [[TMP12]], [[TMP11]]
; CHECK-NEXT: [[TMP14:%.*]] = mul i64 [[TMP12]], [[TMP13]] ; CHECK-NEXT: [[TMP14:%.*]] = zext i32 [[TMP11]] to i64
; CHECK-NEXT: [[TMP15:%.*]] = trunc i64 [[TMP14]] to i32 ; CHECK-NEXT: [[TMP15:%.*]] = zext i32 [[TMP13]] to i64
; CHECK-NEXT: [[TMP16:%.*]] = lshr i64 [[TMP14]], 32 ; CHECK-NEXT: [[TMP16:%.*]] = mul i64 [[TMP14]], [[TMP15]]
; CHECK-NEXT: [[TMP17:%.*]] = trunc i64 [[TMP16]] to i32 ; CHECK-NEXT: [[TMP17:%.*]] = trunc i64 [[TMP16]] to i32
; CHECK-NEXT: [[TMP18:%.*]] = sub i32 0, [[TMP15]] ; CHECK-NEXT: [[TMP18:%.*]] = lshr i64 [[TMP16]], 32
; CHECK-NEXT: [[TMP19:%.*]] = icmp eq i32 [[TMP17]], 0 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32
; CHECK-NEXT: [[TMP20:%.*]] = select i1 [[TMP19]], i32 [[TMP18]], i32 [[TMP15]] ; CHECK-NEXT: [[TMP20:%.*]] = add i32 [[TMP11]], [[TMP19]]
; CHECK-NEXT: [[TMP21:%.*]] = zext i32 [[TMP20]] to i64 ; CHECK-NEXT: [[TMP21:%.*]] = zext i32 [[TMP6]] to i64
; CHECK-NEXT: [[TMP22:%.*]] = zext i32 [[TMP11]] to i64 ; CHECK-NEXT: [[TMP22:%.*]] = zext i32 [[TMP20]] to i64
; CHECK-NEXT: [[TMP23:%.*]] = mul i64 [[TMP21]], [[TMP22]] ; CHECK-NEXT: [[TMP23:%.*]] = mul i64 [[TMP21]], [[TMP22]]
; CHECK-NEXT: [[TMP24:%.*]] = trunc i64 [[TMP23]] to i32 ; CHECK-NEXT: [[TMP24:%.*]] = trunc i64 [[TMP23]] to i32
; CHECK-NEXT: [[TMP25:%.*]] = lshr i64 [[TMP23]], 32 ; CHECK-NEXT: [[TMP25:%.*]] = lshr i64 [[TMP23]], 32
; CHECK-NEXT: [[TMP26:%.*]] = trunc i64 [[TMP25]] to i32 ; CHECK-NEXT: [[TMP26:%.*]] = trunc i64 [[TMP25]] to i32
; CHECK-NEXT: [[TMP27:%.*]] = add i32 [[TMP11]], [[TMP26]] ; CHECK-NEXT: [[TMP27:%.*]] = mul i32 [[TMP26]], [[TMP7]]
; CHECK-NEXT: [[TMP28:%.*]] = sub i32 [[TMP11]], [[TMP26]] ; CHECK-NEXT: [[TMP28:%.*]] = sub i32 [[TMP6]], [[TMP27]]
; CHECK-NEXT: [[TMP29:%.*]] = select i1 [[TMP19]], i32 [[TMP27]], i32 [[TMP28]] ; CHECK-NEXT: [[TMP29:%.*]] = icmp uge i32 [[TMP28]], [[TMP7]]
; CHECK-NEXT: [[TMP30:%.*]] = zext i32 [[TMP29]] to i64 ; CHECK-NEXT: [[TMP30:%.*]] = add i32 [[TMP26]], 1
; CHECK-NEXT: [[TMP31:%.*]] = zext i32 [[TMP6]] to i64 ; CHECK-NEXT: [[TMP31:%.*]] = select i1 [[TMP29]], i32 [[TMP30]], i32 [[TMP26]]
; CHECK-NEXT: [[TMP32:%.*]] = mul i64 [[TMP30]], [[TMP31]] ; CHECK-NEXT: [[TMP32:%.*]] = sub i32 [[TMP28]], [[TMP7]]
; CHECK-NEXT: [[TMP33:%.*]] = trunc i64 [[TMP32]] to i32 ; CHECK-NEXT: [[TMP33:%.*]] = select i1 [[TMP29]], i32 [[TMP32]], i32 [[TMP28]]
; CHECK-NEXT: [[TMP34:%.*]] = lshr i64 [[TMP32]], 32 ; CHECK-NEXT: [[TMP34:%.*]] = icmp uge i32 [[TMP33]], [[TMP7]]
; CHECK-NEXT: [[TMP35:%.*]] = trunc i64 [[TMP34]] to i32 ; CHECK-NEXT: [[TMP35:%.*]] = add i32 [[TMP31]], 1
; CHECK-NEXT: [[TMP36:%.*]] = mul i32 [[TMP35]], [[TMP7]] ; CHECK-NEXT: [[TMP36:%.*]] = select i1 [[TMP34]], i32 [[TMP35]], i32 [[TMP31]]
; CHECK-NEXT: [[TMP37:%.*]] = sub i32 [[TMP6]], [[TMP36]] ; CHECK-NEXT: [[TMP37:%.*]] = xor i32 [[TMP36]], [[TMP3]]
; CHECK-NEXT: [[TMP38:%.*]] = icmp uge i32 [[TMP37]], [[TMP7]] ; CHECK-NEXT: [[TMP38:%.*]] = sub i32 [[TMP37]], [[TMP3]]
; CHECK-NEXT: [[TMP39:%.*]] = icmp uge i32 [[TMP6]], [[TMP36]] ; CHECK-NEXT: store i32 [[TMP38]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: [[TMP40:%.*]] = and i1 [[TMP38]], [[TMP39]]
; CHECK-NEXT: [[TMP41:%.*]] = add i32 [[TMP35]], 1
; CHECK-NEXT: [[TMP42:%.*]] = sub i32 [[TMP35]], 1
; CHECK-NEXT: [[TMP43:%.*]] = select i1 [[TMP40]], i32 [[TMP41]], i32 [[TMP35]]
; CHECK-NEXT: [[TMP44:%.*]] = select i1 [[TMP39]], i32 [[TMP43]], i32 [[TMP42]]
; CHECK-NEXT: [[TMP45:%.*]] = xor i32 [[TMP44]], [[TMP3]]
; CHECK-NEXT: [[TMP46:%.*]] = sub i32 [[TMP45]], [[TMP3]]
; CHECK-NEXT: store i32 [[TMP46]], i32 addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_i32: ; GCN-LABEL: sdiv_i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_ashr_i32 s8, s3, 31 ; GCN-NEXT: s_ashr_i32 s8, s3, 31
; GCN-NEXT: s_add_i32 s3, s3, s8 ; GCN-NEXT: s_add_i32 s3, s3, s8
; GCN-NEXT: s_xor_b32 s9, s3, s8 ; GCN-NEXT: s_xor_b32 s9, s3, s8
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s9 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s9
; GCN-NEXT: s_ashr_i32 s3, s2, 31 ; GCN-NEXT: s_sub_i32 s3, 0, s9
; GCN-NEXT: s_add_i32 s2, s2, s3 ; GCN-NEXT: s_ashr_i32 s0, s2, 31
; GCN-NEXT: s_xor_b32 s2, s2, s3 ; GCN-NEXT: s_add_i32 s1, s2, s0
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: s_xor_b32 s3, s3, s8 ; GCN-NEXT: s_xor_b32 s1, s1, s0
; GCN-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0 ; GCN-NEXT: s_xor_b32 s2, s0, s8
; GCN-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: v_mul_lo_u32 v1, v0, s9 ; GCN-NEXT: v_mul_lo_u32 v1, s3, v0
; GCN-NEXT: v_mul_hi_u32 v2, v0, s9 ; GCN-NEXT: v_mul_hi_u32 v1, v0, v1
; GCN-NEXT: v_sub_i32_e32 v3, vcc, 0, v1 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2 ; GCN-NEXT: v_mul_hi_u32 v0, s1, v0
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v1, v1, v0
; GCN-NEXT: v_add_i32_e32 v2, vcc, v1, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v0, v0, s2
; GCN-NEXT: v_mul_lo_u32 v1, v0, s9 ; GCN-NEXT: v_mul_lo_u32 v1, v0, s9
; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v0 ; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; GCN-NEXT: v_add_i32_e32 v3, vcc, -1, v0 ; GCN-NEXT: v_sub_i32_e32 v1, vcc, s1, v1
; GCN-NEXT: v_sub_i32_e32 v4, vcc, s2, v1 ; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s9, v1
; GCN-NEXT: v_cmp_ge_u32_e32 vcc, s2, v1
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s9, v4
; GCN-NEXT: s_and_b64 s[0:1], s[0:1], vcc
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1] ; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1]
; GCN-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s9, v1
; GCN-NEXT: v_xor_b32_e32 v0, s3, v0 ; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v2, s[0:1]
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s3, v0 ; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; GCN-NEXT: v_cmp_le_u32_e32 vcc, s9, v1
; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GCN-NEXT: v_xor_b32_e32 v0, s2, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s2, v0
; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = sdiv i32 %x, %y %r = sdiv i32 %x, %y
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @srem_i32(i32 addrspace(1)* %out, i32 %x, i32 %y) { define amdgpu_kernel void @srem_i32(i32 addrspace(1)* %out, i32 %x, i32 %y) {
; CHECK-LABEL: @srem_i32( ; CHECK-LABEL: @srem_i32(
; CHECK-NEXT: [[TMP1:%.*]] = ashr i32 [[X:%.*]], 31 ; CHECK-NEXT: [[TMP1:%.*]] = ashr i32 [[X:%.*]], 31
; CHECK-NEXT: [[TMP2:%.*]] = ashr i32 [[Y:%.*]], 31 ; CHECK-NEXT: [[TMP2:%.*]] = ashr i32 [[Y:%.*]], 31
; CHECK-NEXT: [[TMP3:%.*]] = add i32 [[X]], [[TMP1]] ; CHECK-NEXT: [[TMP3:%.*]] = add i32 [[X]], [[TMP1]]
; CHECK-NEXT: [[TMP4:%.*]] = add i32 [[Y]], [[TMP2]] ; CHECK-NEXT: [[TMP4:%.*]] = add i32 [[Y]], [[TMP2]]
; CHECK-NEXT: [[TMP5:%.*]] = xor i32 [[TMP3]], [[TMP1]] ; CHECK-NEXT: [[TMP5:%.*]] = xor i32 [[TMP3]], [[TMP1]]
; CHECK-NEXT: [[TMP6:%.*]] = xor i32 [[TMP4]], [[TMP2]] ; CHECK-NEXT: [[TMP6:%.*]] = xor i32 [[TMP4]], [[TMP2]]
; CHECK-NEXT: [[TMP7:%.*]] = uitofp i32 [[TMP6]] to float ; CHECK-NEXT: [[TMP7:%.*]] = uitofp i32 [[TMP6]] to float
; CHECK-NEXT: [[TMP8:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP7]]) ; CHECK-NEXT: [[TMP8:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP7]])
; CHECK-NEXT: [[TMP9:%.*]] = fmul fast float [[TMP8]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP9:%.*]] = fmul fast float [[TMP8]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP10:%.*]] = fptoui float [[TMP9]] to i32 ; CHECK-NEXT: [[TMP10:%.*]] = fptoui float [[TMP9]] to i32
; CHECK-NEXT: [[TMP11:%.*]] = zext i32 [[TMP10]] to i64 ; CHECK-NEXT: [[TMP11:%.*]] = sub i32 0, [[TMP6]]
; CHECK-NEXT: [[TMP12:%.*]] = zext i32 [[TMP6]] to i64 ; CHECK-NEXT: [[TMP12:%.*]] = mul i32 [[TMP11]], [[TMP10]]
; CHECK-NEXT: [[TMP13:%.*]] = mul i64 [[TMP11]], [[TMP12]] ; CHECK-NEXT: [[TMP13:%.*]] = zext i32 [[TMP10]] to i64
; CHECK-NEXT: [[TMP14:%.*]] = trunc i64 [[TMP13]] to i32 ; CHECK-NEXT: [[TMP14:%.*]] = zext i32 [[TMP12]] to i64
; CHECK-NEXT: [[TMP15:%.*]] = lshr i64 [[TMP13]], 32 ; CHECK-NEXT: [[TMP15:%.*]] = mul i64 [[TMP13]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = trunc i64 [[TMP15]] to i32 ; CHECK-NEXT: [[TMP16:%.*]] = trunc i64 [[TMP15]] to i32
; CHECK-NEXT: [[TMP17:%.*]] = sub i32 0, [[TMP14]] ; CHECK-NEXT: [[TMP17:%.*]] = lshr i64 [[TMP15]], 32
; CHECK-NEXT: [[TMP18:%.*]] = icmp eq i32 [[TMP16]], 0 ; CHECK-NEXT: [[TMP18:%.*]] = trunc i64 [[TMP17]] to i32
; CHECK-NEXT: [[TMP19:%.*]] = select i1 [[TMP18]], i32 [[TMP17]], i32 [[TMP14]] ; CHECK-NEXT: [[TMP19:%.*]] = add i32 [[TMP10]], [[TMP18]]
; CHECK-NEXT: [[TMP20:%.*]] = zext i32 [[TMP19]] to i64 ; CHECK-NEXT: [[TMP20:%.*]] = zext i32 [[TMP5]] to i64
; CHECK-NEXT: [[TMP21:%.*]] = zext i32 [[TMP10]] to i64 ; CHECK-NEXT: [[TMP21:%.*]] = zext i32 [[TMP19]] to i64
; CHECK-NEXT: [[TMP22:%.*]] = mul i64 [[TMP20]], [[TMP21]] ; CHECK-NEXT: [[TMP22:%.*]] = mul i64 [[TMP20]], [[TMP21]]
; CHECK-NEXT: [[TMP23:%.*]] = trunc i64 [[TMP22]] to i32 ; CHECK-NEXT: [[TMP23:%.*]] = trunc i64 [[TMP22]] to i32
; CHECK-NEXT: [[TMP24:%.*]] = lshr i64 [[TMP22]], 32 ; CHECK-NEXT: [[TMP24:%.*]] = lshr i64 [[TMP22]], 32
; CHECK-NEXT: [[TMP25:%.*]] = trunc i64 [[TMP24]] to i32 ; CHECK-NEXT: [[TMP25:%.*]] = trunc i64 [[TMP24]] to i32
; CHECK-NEXT: [[TMP26:%.*]] = add i32 [[TMP10]], [[TMP25]] ; CHECK-NEXT: [[TMP26:%.*]] = mul i32 [[TMP25]], [[TMP6]]
; CHECK-NEXT: [[TMP27:%.*]] = sub i32 [[TMP10]], [[TMP25]] ; CHECK-NEXT: [[TMP27:%.*]] = sub i32 [[TMP5]], [[TMP26]]
; CHECK-NEXT: [[TMP28:%.*]] = select i1 [[TMP18]], i32 [[TMP26]], i32 [[TMP27]] ; CHECK-NEXT: [[TMP28:%.*]] = icmp uge i32 [[TMP27]], [[TMP6]]
; CHECK-NEXT: [[TMP29:%.*]] = zext i32 [[TMP28]] to i64 ; CHECK-NEXT: [[TMP29:%.*]] = sub i32 [[TMP27]], [[TMP6]]
; CHECK-NEXT: [[TMP30:%.*]] = zext i32 [[TMP5]] to i64 ; CHECK-NEXT: [[TMP30:%.*]] = select i1 [[TMP28]], i32 [[TMP29]], i32 [[TMP27]]
; CHECK-NEXT: [[TMP31:%.*]] = mul i64 [[TMP29]], [[TMP30]] ; CHECK-NEXT: [[TMP31:%.*]] = icmp uge i32 [[TMP30]], [[TMP6]]
; CHECK-NEXT: [[TMP32:%.*]] = trunc i64 [[TMP31]] to i32 ; CHECK-NEXT: [[TMP32:%.*]] = sub i32 [[TMP30]], [[TMP6]]
; CHECK-NEXT: [[TMP33:%.*]] = lshr i64 [[TMP31]], 32 ; CHECK-NEXT: [[TMP33:%.*]] = select i1 [[TMP31]], i32 [[TMP32]], i32 [[TMP30]]
; CHECK-NEXT: [[TMP34:%.*]] = trunc i64 [[TMP33]] to i32 ; CHECK-NEXT: [[TMP34:%.*]] = xor i32 [[TMP33]], [[TMP1]]
; CHECK-NEXT: [[TMP35:%.*]] = mul i32 [[TMP34]], [[TMP6]] ; CHECK-NEXT: [[TMP35:%.*]] = sub i32 [[TMP34]], [[TMP1]]
; CHECK-NEXT: [[TMP36:%.*]] = sub i32 [[TMP5]], [[TMP35]] ; CHECK-NEXT: store i32 [[TMP35]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: [[TMP37:%.*]] = icmp uge i32 [[TMP36]], [[TMP6]]
; CHECK-NEXT: [[TMP38:%.*]] = icmp uge i32 [[TMP5]], [[TMP35]]
; CHECK-NEXT: [[TMP39:%.*]] = and i1 [[TMP37]], [[TMP38]]
; CHECK-NEXT: [[TMP40:%.*]] = sub i32 [[TMP36]], [[TMP6]]
; CHECK-NEXT: [[TMP41:%.*]] = add i32 [[TMP36]], [[TMP6]]
; CHECK-NEXT: [[TMP42:%.*]] = select i1 [[TMP39]], i32 [[TMP40]], i32 [[TMP36]]
; CHECK-NEXT: [[TMP43:%.*]] = select i1 [[TMP38]], i32 [[TMP42]], i32 [[TMP41]]
; CHECK-NEXT: [[TMP44:%.*]] = xor i32 [[TMP43]], [[TMP1]]
; CHECK-NEXT: [[TMP45:%.*]] = sub i32 [[TMP44]], [[TMP1]]
; CHECK-NEXT: store i32 [[TMP45]], i32 addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_i32: ; GCN-LABEL: srem_i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_ashr_i32 s2, s5, 31 ; GCN-NEXT: s_ashr_i32 s4, s3, 31
; GCN-NEXT: s_add_i32 s3, s5, s2 ; GCN-NEXT: s_add_i32 s3, s3, s4
; GCN-NEXT: s_xor_b32 s10, s3, s2 ; GCN-NEXT: s_xor_b32 s4, s3, s4
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s10 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s4
; GCN-NEXT: s_ashr_i32 s8, s4, 31 ; GCN-NEXT: s_sub_i32 s3, 0, s4
; GCN-NEXT: s_add_i32 s4, s4, s8 ; GCN-NEXT: s_ashr_i32 s5, s2, 31
; GCN-NEXT: s_xor_b32 s9, s4, s8 ; GCN-NEXT: s_add_i32 s2, s2, s5
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_xor_b32 s6, s2, s5
; GCN-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0 ; GCN-NEXT: s_mov_b32 s2, -1
; GCN-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: v_mul_lo_u32 v1, v0, s10 ; GCN-NEXT: v_mul_lo_u32 v1, s3, v0
; GCN-NEXT: v_mul_hi_u32 v2, v0, s10 ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: v_sub_i32_e32 v3, vcc, 0, v1 ; GCN-NEXT: v_mul_hi_u32 v1, v0, v1
; GCN-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v2 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[2:3] ; GCN-NEXT: v_mul_hi_u32 v0, s6, v0
; GCN-NEXT: v_mul_hi_u32 v1, v1, v0 ; GCN-NEXT: v_mul_lo_u32 v0, v0, s4
; GCN-NEXT: v_add_i32_e32 v2, vcc, v1, v0 ; GCN-NEXT: v_sub_i32_e32 v0, vcc, s6, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v1, v0 ; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s4, v0
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[2:3] ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s4, v0
; GCN-NEXT: v_mul_hi_u32 v0, v0, s9 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v1, vcc
; GCN-NEXT: v_mul_lo_u32 v0, v0, s10 ; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s4, v0
; GCN-NEXT: v_sub_i32_e32 v1, vcc, s9, v0 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s4, v0
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s9, v0 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v1, vcc
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s10, v1 ; GCN-NEXT: v_xor_b32_e32 v0, s5, v0
; GCN-NEXT: v_add_i32_e32 v2, vcc, s10, v1 ; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s5, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s10, v1 ; GCN-NEXT: buffer_store_dword v0, off, s[0:3], 0
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3]
; GCN-NEXT: v_cndmask_b32_e32 v0, v1, v0, vcc
; GCN-NEXT: v_cndmask_b32_e64 v0, v2, v0, s[2:3]
; GCN-NEXT: v_xor_b32_e32 v0, s8, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s8, v0
; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = srem i32 %x, %y %r = srem i32 %x, %y
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @udiv_i16(i16 addrspace(1)* %out, i16 %x, i16 %y) { define amdgpu_kernel void @udiv_i16(i16 addrspace(1)* %out, i16 %x, i16 %y) {
; CHECK-LABEL: @udiv_i16( ; CHECK-LABEL: @udiv_i16(
Show All 9 Lines
; CHECK-NEXT: [[TMP10:%.*]] = fptoui float [[TMP7]] to i32 ; CHECK-NEXT: [[TMP10:%.*]] = fptoui float [[TMP7]] to i32
; CHECK-NEXT: [[TMP11:%.*]] = call fast float @llvm.fabs.f32(float [[TMP9]]) ; CHECK-NEXT: [[TMP11:%.*]] = call fast float @llvm.fabs.f32(float [[TMP9]])
; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]]) ; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]])
; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]] ; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]]
; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0 ; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0
; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]] ; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = and i32 [[TMP15]], 65535 ; CHECK-NEXT: [[TMP16:%.*]] = and i32 [[TMP15]], 65535
; CHECK-NEXT: [[TMP17:%.*]] = trunc i32 [[TMP16]] to i16 ; CHECK-NEXT: [[TMP17:%.*]] = trunc i32 [[TMP16]] to i16
; CHECK-NEXT: store i16 [[TMP17]], i16 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i16 [[TMP17]], i16 addrspace(1)* [[OUT:%.*]], align 2
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_i16: ; GCN-LABEL: udiv_i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dword s2, s[0:1], 0xb ; GCN-NEXT: s_load_dword s2, s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_lshr_b32 s3, s2, 16 ; GCN-NEXT: s_lshr_b32 s3, s2, 16
Show All 32 Lines
; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]]) ; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]])
; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]] ; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]]
; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0 ; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0
; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]] ; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = mul i32 [[TMP15]], [[TMP2]] ; CHECK-NEXT: [[TMP16:%.*]] = mul i32 [[TMP15]], [[TMP2]]
; CHECK-NEXT: [[TMP17:%.*]] = sub i32 [[TMP1]], [[TMP16]] ; CHECK-NEXT: [[TMP17:%.*]] = sub i32 [[TMP1]], [[TMP16]]
; CHECK-NEXT: [[TMP18:%.*]] = and i32 [[TMP17]], 65535 ; CHECK-NEXT: [[TMP18:%.*]] = and i32 [[TMP17]], 65535
; CHECK-NEXT: [[TMP19:%.*]] = trunc i32 [[TMP18]] to i16 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i32 [[TMP18]] to i16
; CHECK-NEXT: store i16 [[TMP19]], i16 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i16 [[TMP19]], i16 addrspace(1)* [[OUT:%.*]], align 2
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_i16: ; GCN-LABEL: urem_i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dword s4, s[0:1], 0xb ; GCN-NEXT: s_load_dword s4, s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_lshr_b32 s2, s4, 16 ; GCN-NEXT: s_lshr_b32 s2, s4, 16
Show All 36 Lines
; CHECK-NEXT: [[TMP14:%.*]] = call fast float @llvm.fabs.f32(float [[TMP12]]) ; CHECK-NEXT: [[TMP14:%.*]] = call fast float @llvm.fabs.f32(float [[TMP12]])
; CHECK-NEXT: [[TMP15:%.*]] = call fast float @llvm.fabs.f32(float [[TMP7]]) ; CHECK-NEXT: [[TMP15:%.*]] = call fast float @llvm.fabs.f32(float [[TMP7]])
; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]] ; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]]
; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0 ; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0
; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]] ; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = shl i32 [[TMP18]], 16 ; CHECK-NEXT: [[TMP19:%.*]] = shl i32 [[TMP18]], 16
; CHECK-NEXT: [[TMP20:%.*]] = ashr i32 [[TMP19]], 16 ; CHECK-NEXT: [[TMP20:%.*]] = ashr i32 [[TMP19]], 16
; CHECK-NEXT: [[TMP21:%.*]] = trunc i32 [[TMP20]] to i16 ; CHECK-NEXT: [[TMP21:%.*]] = trunc i32 [[TMP20]] to i16
; CHECK-NEXT: store i16 [[TMP21]], i16 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i16 [[TMP21]], i16 addrspace(1)* [[OUT:%.*]], align 2
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_i16: ; GCN-LABEL: sdiv_i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
▲ Show 20 Lines • Show All 41 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]] ; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]]
; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0 ; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0
; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]] ; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = mul i32 [[TMP18]], [[TMP2]] ; CHECK-NEXT: [[TMP19:%.*]] = mul i32 [[TMP18]], [[TMP2]]
; CHECK-NEXT: [[TMP20:%.*]] = sub i32 [[TMP1]], [[TMP19]] ; CHECK-NEXT: [[TMP20:%.*]] = sub i32 [[TMP1]], [[TMP19]]
; CHECK-NEXT: [[TMP21:%.*]] = shl i32 [[TMP20]], 16 ; CHECK-NEXT: [[TMP21:%.*]] = shl i32 [[TMP20]], 16
; CHECK-NEXT: [[TMP22:%.*]] = ashr i32 [[TMP21]], 16 ; CHECK-NEXT: [[TMP22:%.*]] = ashr i32 [[TMP21]], 16
; CHECK-NEXT: [[TMP23:%.*]] = trunc i32 [[TMP22]] to i16 ; CHECK-NEXT: [[TMP23:%.*]] = trunc i32 [[TMP22]] to i16
; CHECK-NEXT: store i16 [[TMP23]], i16 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i16 [[TMP23]], i16 addrspace(1)* [[OUT:%.*]], align 2
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_i16: ; GCN-LABEL: srem_i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dword s4, s[0:1], 0xb ; GCN-NEXT: s_load_dword s4, s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_ashr_i32 s5, s4, 16 ; GCN-NEXT: s_ashr_i32 s5, s4, 16
Show All 37 Lines
; CHECK-NEXT: [[TMP10:%.*]] = fptoui float [[TMP7]] to i32 ; CHECK-NEXT: [[TMP10:%.*]] = fptoui float [[TMP7]] to i32
; CHECK-NEXT: [[TMP11:%.*]] = call fast float @llvm.fabs.f32(float [[TMP9]]) ; CHECK-NEXT: [[TMP11:%.*]] = call fast float @llvm.fabs.f32(float [[TMP9]])
; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]]) ; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]])
; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]] ; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]]
; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0 ; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0
; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]] ; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = and i32 [[TMP15]], 255 ; CHECK-NEXT: [[TMP16:%.*]] = and i32 [[TMP15]], 255
; CHECK-NEXT: [[TMP17:%.*]] = trunc i32 [[TMP16]] to i8 ; CHECK-NEXT: [[TMP17:%.*]] = trunc i32 [[TMP16]] to i8
; CHECK-NEXT: store i8 [[TMP17]], i8 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i8 [[TMP17]], i8 addrspace(1)* [[OUT:%.*]], align 1
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_i8: ; GCN-LABEL: udiv_i8:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 30 Lines
; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]]) ; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]])
; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]] ; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]]
; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0 ; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0
; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]] ; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = mul i32 [[TMP15]], [[TMP2]] ; CHECK-NEXT: [[TMP16:%.*]] = mul i32 [[TMP15]], [[TMP2]]
; CHECK-NEXT: [[TMP17:%.*]] = sub i32 [[TMP1]], [[TMP16]] ; CHECK-NEXT: [[TMP17:%.*]] = sub i32 [[TMP1]], [[TMP16]]
; CHECK-NEXT: [[TMP18:%.*]] = and i32 [[TMP17]], 255 ; CHECK-NEXT: [[TMP18:%.*]] = and i32 [[TMP17]], 255
; CHECK-NEXT: [[TMP19:%.*]] = trunc i32 [[TMP18]] to i8 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i32 [[TMP18]] to i8
; CHECK-NEXT: store i8 [[TMP19]], i8 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i8 [[TMP19]], i8 addrspace(1)* [[OUT:%.*]], align 1
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_i8: ; GCN-LABEL: urem_i8:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dword s4, s[0:1], 0xb ; GCN-NEXT: s_load_dword s4, s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s3, 0xf000 ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
Show All 35 Lines
; CHECK-NEXT: [[TMP14:%.*]] = call fast float @llvm.fabs.f32(float [[TMP12]]) ; CHECK-NEXT: [[TMP14:%.*]] = call fast float @llvm.fabs.f32(float [[TMP12]])
; CHECK-NEXT: [[TMP15:%.*]] = call fast float @llvm.fabs.f32(float [[TMP7]]) ; CHECK-NEXT: [[TMP15:%.*]] = call fast float @llvm.fabs.f32(float [[TMP7]])
; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]] ; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]]
; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0 ; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0
; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]] ; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = shl i32 [[TMP18]], 24 ; CHECK-NEXT: [[TMP19:%.*]] = shl i32 [[TMP18]], 24
; CHECK-NEXT: [[TMP20:%.*]] = ashr i32 [[TMP19]], 24 ; CHECK-NEXT: [[TMP20:%.*]] = ashr i32 [[TMP19]], 24
; CHECK-NEXT: [[TMP21:%.*]] = trunc i32 [[TMP20]] to i8 ; CHECK-NEXT: [[TMP21:%.*]] = trunc i32 [[TMP20]] to i8
; CHECK-NEXT: store i8 [[TMP21]], i8 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i8 [[TMP21]], i8 addrspace(1)* [[OUT:%.*]], align 1
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_i8: ; GCN-LABEL: sdiv_i8:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
▲ Show 20 Lines • Show All 41 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]] ; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]]
; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0 ; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0
; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]] ; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = mul i32 [[TMP18]], [[TMP2]] ; CHECK-NEXT: [[TMP19:%.*]] = mul i32 [[TMP18]], [[TMP2]]
; CHECK-NEXT: [[TMP20:%.*]] = sub i32 [[TMP1]], [[TMP19]] ; CHECK-NEXT: [[TMP20:%.*]] = sub i32 [[TMP1]], [[TMP19]]
; CHECK-NEXT: [[TMP21:%.*]] = shl i32 [[TMP20]], 24 ; CHECK-NEXT: [[TMP21:%.*]] = shl i32 [[TMP20]], 24
; CHECK-NEXT: [[TMP22:%.*]] = ashr i32 [[TMP21]], 24 ; CHECK-NEXT: [[TMP22:%.*]] = ashr i32 [[TMP21]], 24
; CHECK-NEXT: [[TMP23:%.*]] = trunc i32 [[TMP22]] to i8 ; CHECK-NEXT: [[TMP23:%.*]] = trunc i32 [[TMP22]] to i8
; CHECK-NEXT: store i8 [[TMP23]], i8 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i8 [[TMP23]], i8 addrspace(1)* [[OUT:%.*]], align 1
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_i8: ; GCN-LABEL: srem_i8:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s2, s[0:1], 0xb ; GCN-NEXT: s_load_dword s2, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
Show All 25 Lines
} }
define amdgpu_kernel void @udiv_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> %x, <4 x i32> %y) { define amdgpu_kernel void @udiv_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> %x, <4 x i32> %y) {
; CHECK-LABEL: @udiv_v4i32( ; CHECK-LABEL: @udiv_v4i32(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <4 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <4 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <4 x i32> [[Y:%.*]], i64 0 ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <4 x i32> [[Y:%.*]], i64 0
; CHECK-NEXT: [[TMP3:%.*]] = uitofp i32 [[TMP2]] to float ; CHECK-NEXT: [[TMP3:%.*]] = uitofp i32 [[TMP2]] to float
; CHECK-NEXT: [[TMP4:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP3]]) ; CHECK-NEXT: [[TMP4:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP3]])
; CHECK-NEXT: [[TMP5:%.*]] = fmul fast float [[TMP4]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP5:%.*]] = fmul fast float [[TMP4]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP6:%.*]] = fptoui float [[TMP5]] to i32 ; CHECK-NEXT: [[TMP6:%.*]] = fptoui float [[TMP5]] to i32
; CHECK-NEXT: [[TMP7:%.*]] = zext i32 [[TMP6]] to i64 ; CHECK-NEXT: [[TMP7:%.*]] = sub i32 0, [[TMP2]]
; CHECK-NEXT: [[TMP8:%.*]] = zext i32 [[TMP2]] to i64 ; CHECK-NEXT: [[TMP8:%.*]] = mul i32 [[TMP7]], [[TMP6]]
; CHECK-NEXT: [[TMP9:%.*]] = mul i64 [[TMP7]], [[TMP8]] ; CHECK-NEXT: [[TMP9:%.*]] = zext i32 [[TMP6]] to i64
; CHECK-NEXT: [[TMP10:%.*]] = trunc i64 [[TMP9]] to i32 ; CHECK-NEXT: [[TMP10:%.*]] = zext i32 [[TMP8]] to i64
; CHECK-NEXT: [[TMP11:%.*]] = lshr i64 [[TMP9]], 32 ; CHECK-NEXT: [[TMP11:%.*]] = mul i64 [[TMP9]], [[TMP10]]
; CHECK-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32 ; CHECK-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32
; CHECK-NEXT: [[TMP13:%.*]] = sub i32 0, [[TMP10]] ; CHECK-NEXT: [[TMP13:%.*]] = lshr i64 [[TMP11]], 32
; CHECK-NEXT: [[TMP14:%.*]] = icmp eq i32 [[TMP12]], 0 ; CHECK-NEXT: [[TMP14:%.*]] = trunc i64 [[TMP13]] to i32
; CHECK-NEXT: [[TMP15:%.*]] = select i1 [[TMP14]], i32 [[TMP13]], i32 [[TMP10]] ; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP6]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP15]] to i64 ; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP1]] to i64
; CHECK-NEXT: [[TMP17:%.*]] = zext i32 [[TMP6]] to i64 ; CHECK-NEXT: [[TMP17:%.*]] = zext i32 [[TMP15]] to i64
; CHECK-NEXT: [[TMP18:%.*]] = mul i64 [[TMP16]], [[TMP17]] ; CHECK-NEXT: [[TMP18:%.*]] = mul i64 [[TMP16]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32
; CHECK-NEXT: [[TMP20:%.*]] = lshr i64 [[TMP18]], 32 ; CHECK-NEXT: [[TMP20:%.*]] = lshr i64 [[TMP18]], 32
; CHECK-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32 ; CHECK-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32
; CHECK-NEXT: [[TMP22:%.*]] = add i32 [[TMP6]], [[TMP21]] ; CHECK-NEXT: [[TMP22:%.*]] = mul i32 [[TMP21]], [[TMP2]]
; CHECK-NEXT: [[TMP23:%.*]] = sub i32 [[TMP6]], [[TMP21]] ; CHECK-NEXT: [[TMP23:%.*]] = sub i32 [[TMP1]], [[TMP22]]
; CHECK-NEXT: [[TMP24:%.*]] = select i1 [[TMP14]], i32 [[TMP22]], i32 [[TMP23]] ; CHECK-NEXT: [[TMP24:%.*]] = icmp uge i32 [[TMP23]], [[TMP2]]
; CHECK-NEXT: [[TMP25:%.*]] = zext i32 [[TMP24]] to i64 ; CHECK-NEXT: [[TMP25:%.*]] = add i32 [[TMP21]], 1
; CHECK-NEXT: [[TMP26:%.*]] = zext i32 [[TMP1]] to i64 ; CHECK-NEXT: [[TMP26:%.*]] = select i1 [[TMP24]], i32 [[TMP25]], i32 [[TMP21]]
; CHECK-NEXT: [[TMP27:%.*]] = mul i64 [[TMP25]], [[TMP26]] ; CHECK-NEXT: [[TMP27:%.*]] = sub i32 [[TMP23]], [[TMP2]]
; CHECK-NEXT: [[TMP28:%.*]] = trunc i64 [[TMP27]] to i32 ; CHECK-NEXT: [[TMP28:%.*]] = select i1 [[TMP24]], i32 [[TMP27]], i32 [[TMP23]]
; CHECK-NEXT: [[TMP29:%.*]] = lshr i64 [[TMP27]], 32 ; CHECK-NEXT: [[TMP29:%.*]] = icmp uge i32 [[TMP28]], [[TMP2]]
; CHECK-NEXT: [[TMP30:%.*]] = trunc i64 [[TMP29]] to i32 ; CHECK-NEXT: [[TMP30:%.*]] = add i32 [[TMP26]], 1
; CHECK-NEXT: [[TMP31:%.*]] = mul i32 [[TMP30]], [[TMP2]] ; CHECK-NEXT: [[TMP31:%.*]] = select i1 [[TMP29]], i32 [[TMP30]], i32 [[TMP26]]
; CHECK-NEXT: [[TMP32:%.*]] = sub i32 [[TMP1]], [[TMP31]] ; CHECK-NEXT: [[TMP32:%.*]] = insertelement <4 x i32> undef, i32 [[TMP31]], i64 0
; CHECK-NEXT: [[TMP33:%.*]] = icmp uge i32 [[TMP32]], [[TMP2]] ; CHECK-NEXT: [[TMP33:%.*]] = extractelement <4 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP34:%.*]] = icmp uge i32 [[TMP1]], [[TMP31]] ; CHECK-NEXT: [[TMP34:%.*]] = extractelement <4 x i32> [[Y]], i64 1
; CHECK-NEXT: [[TMP35:%.*]] = and i1 [[TMP33]], [[TMP34]] ; CHECK-NEXT: [[TMP35:%.*]] = uitofp i32 [[TMP34]] to float
; CHECK-NEXT: [[TMP36:%.*]] = add i32 [[TMP30]], 1 ; CHECK-NEXT: [[TMP36:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP35]])
; CHECK-NEXT: [[TMP37:%.*]] = sub i32 [[TMP30]], 1 ; CHECK-NEXT: [[TMP37:%.*]] = fmul fast float [[TMP36]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP38:%.*]] = select i1 [[TMP35]], i32 [[TMP36]], i32 [[TMP30]] ; CHECK-NEXT: [[TMP38:%.*]] = fptoui float [[TMP37]] to i32
; CHECK-NEXT: [[TMP39:%.*]] = select i1 [[TMP34]], i32 [[TMP38]], i32 [[TMP37]] ; CHECK-NEXT: [[TMP39:%.*]] = sub i32 0, [[TMP34]]
; CHECK-NEXT: [[TMP40:%.*]] = insertelement <4 x i32> undef, i32 [[TMP39]], i64 0 ; CHECK-NEXT: [[TMP40:%.*]] = mul i32 [[TMP39]], [[TMP38]]
; CHECK-NEXT: [[TMP41:%.*]] = extractelement <4 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP41:%.*]] = zext i32 [[TMP38]] to i64
; CHECK-NEXT: [[TMP42:%.*]] = extractelement <4 x i32> [[Y]], i64 1 ; CHECK-NEXT: [[TMP42:%.*]] = zext i32 [[TMP40]] to i64
; CHECK-NEXT: [[TMP43:%.*]] = uitofp i32 [[TMP42]] to float ; CHECK-NEXT: [[TMP43:%.*]] = mul i64 [[TMP41]], [[TMP42]]
; CHECK-NEXT: [[TMP44:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP43]]) ; CHECK-NEXT: [[TMP44:%.*]] = trunc i64 [[TMP43]] to i32
; CHECK-NEXT: [[TMP45:%.*]] = fmul fast float [[TMP44]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP45:%.*]] = lshr i64 [[TMP43]], 32
; CHECK-NEXT: [[TMP46:%.*]] = fptoui float [[TMP45]] to i32 ; CHECK-NEXT: [[TMP46:%.*]] = trunc i64 [[TMP45]] to i32
; CHECK-NEXT: [[TMP47:%.*]] = zext i32 [[TMP46]] to i64 ; CHECK-NEXT: [[TMP47:%.*]] = add i32 [[TMP38]], [[TMP46]]
; CHECK-NEXT: [[TMP48:%.*]] = zext i32 [[TMP42]] to i64 ; CHECK-NEXT: [[TMP48:%.*]] = zext i32 [[TMP33]] to i64
; CHECK-NEXT: [[TMP49:%.*]] = mul i64 [[TMP47]], [[TMP48]] ; CHECK-NEXT: [[TMP49:%.*]] = zext i32 [[TMP47]] to i64
; CHECK-NEXT: [[TMP50:%.*]] = trunc i64 [[TMP49]] to i32 ; CHECK-NEXT: [[TMP50:%.*]] = mul i64 [[TMP48]], [[TMP49]]
; CHECK-NEXT: [[TMP51:%.*]] = lshr i64 [[TMP49]], 32 ; CHECK-NEXT: [[TMP51:%.*]] = trunc i64 [[TMP50]] to i32
; CHECK-NEXT: [[TMP52:%.*]] = trunc i64 [[TMP51]] to i32 ; CHECK-NEXT: [[TMP52:%.*]] = lshr i64 [[TMP50]], 32
; CHECK-NEXT: [[TMP53:%.*]] = sub i32 0, [[TMP50]] ; CHECK-NEXT: [[TMP53:%.*]] = trunc i64 [[TMP52]] to i32
; CHECK-NEXT: [[TMP54:%.*]] = icmp eq i32 [[TMP52]], 0 ; CHECK-NEXT: [[TMP54:%.*]] = mul i32 [[TMP53]], [[TMP34]]
; CHECK-NEXT: [[TMP55:%.*]] = select i1 [[TMP54]], i32 [[TMP53]], i32 [[TMP50]] ; CHECK-NEXT: [[TMP55:%.*]] = sub i32 [[TMP33]], [[TMP54]]
; CHECK-NEXT: [[TMP56:%.*]] = zext i32 [[TMP55]] to i64 ; CHECK-NEXT: [[TMP56:%.*]] = icmp uge i32 [[TMP55]], [[TMP34]]
; CHECK-NEXT: [[TMP57:%.*]] = zext i32 [[TMP46]] to i64 ; CHECK-NEXT: [[TMP57:%.*]] = add i32 [[TMP53]], 1
; CHECK-NEXT: [[TMP58:%.*]] = mul i64 [[TMP56]], [[TMP57]] ; CHECK-NEXT: [[TMP58:%.*]] = select i1 [[TMP56]], i32 [[TMP57]], i32 [[TMP53]]
; CHECK-NEXT: [[TMP59:%.*]] = trunc i64 [[TMP58]] to i32 ; CHECK-NEXT: [[TMP59:%.*]] = sub i32 [[TMP55]], [[TMP34]]
; CHECK-NEXT: [[TMP60:%.*]] = lshr i64 [[TMP58]], 32 ; CHECK-NEXT: [[TMP60:%.*]] = select i1 [[TMP56]], i32 [[TMP59]], i32 [[TMP55]]
; CHECK-NEXT: [[TMP61:%.*]] = trunc i64 [[TMP60]] to i32 ; CHECK-NEXT: [[TMP61:%.*]] = icmp uge i32 [[TMP60]], [[TMP34]]
; CHECK-NEXT: [[TMP62:%.*]] = add i32 [[TMP46]], [[TMP61]] ; CHECK-NEXT: [[TMP62:%.*]] = add i32 [[TMP58]], 1
; CHECK-NEXT: [[TMP63:%.*]] = sub i32 [[TMP46]], [[TMP61]] ; CHECK-NEXT: [[TMP63:%.*]] = select i1 [[TMP61]], i32 [[TMP62]], i32 [[TMP58]]
; CHECK-NEXT: [[TMP64:%.*]] = select i1 [[TMP54]], i32 [[TMP62]], i32 [[TMP63]] ; CHECK-NEXT: [[TMP64:%.*]] = insertelement <4 x i32> [[TMP32]], i32 [[TMP63]], i64 1
; CHECK-NEXT: [[TMP65:%.*]] = zext i32 [[TMP64]] to i64 ; CHECK-NEXT: [[TMP65:%.*]] = extractelement <4 x i32> [[X]], i64 2
; CHECK-NEXT: [[TMP66:%.*]] = zext i32 [[TMP41]] to i64 ; CHECK-NEXT: [[TMP66:%.*]] = extractelement <4 x i32> [[Y]], i64 2
; CHECK-NEXT: [[TMP67:%.*]] = mul i64 [[TMP65]], [[TMP66]] ; CHECK-NEXT: [[TMP67:%.*]] = uitofp i32 [[TMP66]] to float
; CHECK-NEXT: [[TMP68:%.*]] = trunc i64 [[TMP67]] to i32 ; CHECK-NEXT: [[TMP68:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP67]])
; CHECK-NEXT: [[TMP69:%.*]] = lshr i64 [[TMP67]], 32 ; CHECK-NEXT: [[TMP69:%.*]] = fmul fast float [[TMP68]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP70:%.*]] = trunc i64 [[TMP69]] to i32 ; CHECK-NEXT: [[TMP70:%.*]] = fptoui float [[TMP69]] to i32
; CHECK-NEXT: [[TMP71:%.*]] = mul i32 [[TMP70]], [[TMP42]] ; CHECK-NEXT: [[TMP71:%.*]] = sub i32 0, [[TMP66]]
; CHECK-NEXT: [[TMP72:%.*]] = sub i32 [[TMP41]], [[TMP71]] ; CHECK-NEXT: [[TMP72:%.*]] = mul i32 [[TMP71]], [[TMP70]]
; CHECK-NEXT: [[TMP73:%.*]] = icmp uge i32 [[TMP72]], [[TMP42]] ; CHECK-NEXT: [[TMP73:%.*]] = zext i32 [[TMP70]] to i64
; CHECK-NEXT: [[TMP74:%.*]] = icmp uge i32 [[TMP41]], [[TMP71]] ; CHECK-NEXT: [[TMP74:%.*]] = zext i32 [[TMP72]] to i64
; CHECK-NEXT: [[TMP75:%.*]] = and i1 [[TMP73]], [[TMP74]] ; CHECK-NEXT: [[TMP75:%.*]] = mul i64 [[TMP73]], [[TMP74]]
; CHECK-NEXT: [[TMP76:%.*]] = add i32 [[TMP70]], 1 ; CHECK-NEXT: [[TMP76:%.*]] = trunc i64 [[TMP75]] to i32
; CHECK-NEXT: [[TMP77:%.*]] = sub i32 [[TMP70]], 1 ; CHECK-NEXT: [[TMP77:%.*]] = lshr i64 [[TMP75]], 32
; CHECK-NEXT: [[TMP78:%.*]] = select i1 [[TMP75]], i32 [[TMP76]], i32 [[TMP70]] ; CHECK-NEXT: [[TMP78:%.*]] = trunc i64 [[TMP77]] to i32
; CHECK-NEXT: [[TMP79:%.*]] = select i1 [[TMP74]], i32 [[TMP78]], i32 [[TMP77]] ; CHECK-NEXT: [[TMP79:%.*]] = add i32 [[TMP70]], [[TMP78]]
; CHECK-NEXT: [[TMP80:%.*]] = insertelement <4 x i32> [[TMP40]], i32 [[TMP79]], i64 1 ; CHECK-NEXT: [[TMP80:%.*]] = zext i32 [[TMP65]] to i64
; CHECK-NEXT: [[TMP81:%.*]] = extractelement <4 x i32> [[X]], i64 2 ; CHECK-NEXT: [[TMP81:%.*]] = zext i32 [[TMP79]] to i64
; CHECK-NEXT: [[TMP82:%.*]] = extractelement <4 x i32> [[Y]], i64 2 ; CHECK-NEXT: [[TMP82:%.*]] = mul i64 [[TMP80]], [[TMP81]]
; CHECK-NEXT: [[TMP83:%.*]] = uitofp i32 [[TMP82]] to float ; CHECK-NEXT: [[TMP83:%.*]] = trunc i64 [[TMP82]] to i32
; CHECK-NEXT: [[TMP84:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP83]]) ; CHECK-NEXT: [[TMP84:%.*]] = lshr i64 [[TMP82]], 32
; CHECK-NEXT: [[TMP85:%.*]] = fmul fast float [[TMP84]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP85:%.*]] = trunc i64 [[TMP84]] to i32
; CHECK-NEXT: [[TMP86:%.*]] = fptoui float [[TMP85]] to i32 ; CHECK-NEXT: [[TMP86:%.*]] = mul i32 [[TMP85]], [[TMP66]]
; CHECK-NEXT: [[TMP87:%.*]] = zext i32 [[TMP86]] to i64 ; CHECK-NEXT: [[TMP87:%.*]] = sub i32 [[TMP65]], [[TMP86]]
; CHECK-NEXT: [[TMP88:%.*]] = zext i32 [[TMP82]] to i64 ; CHECK-NEXT: [[TMP88:%.*]] = icmp uge i32 [[TMP87]], [[TMP66]]
; CHECK-NEXT: [[TMP89:%.*]] = mul i64 [[TMP87]], [[TMP88]] ; CHECK-NEXT: [[TMP89:%.*]] = add i32 [[TMP85]], 1
; CHECK-NEXT: [[TMP90:%.*]] = trunc i64 [[TMP89]] to i32 ; CHECK-NEXT: [[TMP90:%.*]] = select i1 [[TMP88]], i32 [[TMP89]], i32 [[TMP85]]
; CHECK-NEXT: [[TMP91:%.*]] = lshr i64 [[TMP89]], 32 ; CHECK-NEXT: [[TMP91:%.*]] = sub i32 [[TMP87]], [[TMP66]]
; CHECK-NEXT: [[TMP92:%.*]] = trunc i64 [[TMP91]] to i32 ; CHECK-NEXT: [[TMP92:%.*]] = select i1 [[TMP88]], i32 [[TMP91]], i32 [[TMP87]]
; CHECK-NEXT: [[TMP93:%.*]] = sub i32 0, [[TMP90]] ; CHECK-NEXT: [[TMP93:%.*]] = icmp uge i32 [[TMP92]], [[TMP66]]
; CHECK-NEXT: [[TMP94:%.*]] = icmp eq i32 [[TMP92]], 0 ; CHECK-NEXT: [[TMP94:%.*]] = add i32 [[TMP90]], 1
; CHECK-NEXT: [[TMP95:%.*]] = select i1 [[TMP94]], i32 [[TMP93]], i32 [[TMP90]] ; CHECK-NEXT: [[TMP95:%.*]] = select i1 [[TMP93]], i32 [[TMP94]], i32 [[TMP90]]
; CHECK-NEXT: [[TMP96:%.*]] = zext i32 [[TMP95]] to i64 ; CHECK-NEXT: [[TMP96:%.*]] = insertelement <4 x i32> [[TMP64]], i32 [[TMP95]], i64 2
; CHECK-NEXT: [[TMP97:%.*]] = zext i32 [[TMP86]] to i64 ; CHECK-NEXT: [[TMP97:%.*]] = extractelement <4 x i32> [[X]], i64 3
; CHECK-NEXT: [[TMP98:%.*]] = mul i64 [[TMP96]], [[TMP97]] ; CHECK-NEXT: [[TMP98:%.*]] = extractelement <4 x i32> [[Y]], i64 3
; CHECK-NEXT: [[TMP99:%.*]] = trunc i64 [[TMP98]] to i32 ; CHECK-NEXT: [[TMP99:%.*]] = uitofp i32 [[TMP98]] to float
; CHECK-NEXT: [[TMP100:%.*]] = lshr i64 [[TMP98]], 32 ; CHECK-NEXT: [[TMP100:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP99]])
; CHECK-NEXT: [[TMP101:%.*]] = trunc i64 [[TMP100]] to i32 ; CHECK-NEXT: [[TMP101:%.*]] = fmul fast float [[TMP100]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP102:%.*]] = add i32 [[TMP86]], [[TMP101]] ; CHECK-NEXT: [[TMP102:%.*]] = fptoui float [[TMP101]] to i32
; CHECK-NEXT: [[TMP103:%.*]] = sub i32 [[TMP86]], [[TMP101]] ; CHECK-NEXT: [[TMP103:%.*]] = sub i32 0, [[TMP98]]
; CHECK-NEXT: [[TMP104:%.*]] = select i1 [[TMP94]], i32 [[TMP102]], i32 [[TMP103]] ; CHECK-NEXT: [[TMP104:%.*]] = mul i32 [[TMP103]], [[TMP102]]
; CHECK-NEXT: [[TMP105:%.*]] = zext i32 [[TMP104]] to i64 ; CHECK-NEXT: [[TMP105:%.*]] = zext i32 [[TMP102]] to i64
; CHECK-NEXT: [[TMP106:%.*]] = zext i32 [[TMP81]] to i64 ; CHECK-NEXT: [[TMP106:%.*]] = zext i32 [[TMP104]] to i64
; CHECK-NEXT: [[TMP107:%.*]] = mul i64 [[TMP105]], [[TMP106]] ; CHECK-NEXT: [[TMP107:%.*]] = mul i64 [[TMP105]], [[TMP106]]
; CHECK-NEXT: [[TMP108:%.*]] = trunc i64 [[TMP107]] to i32 ; CHECK-NEXT: [[TMP108:%.*]] = trunc i64 [[TMP107]] to i32
; CHECK-NEXT: [[TMP109:%.*]] = lshr i64 [[TMP107]], 32 ; CHECK-NEXT: [[TMP109:%.*]] = lshr i64 [[TMP107]], 32
; CHECK-NEXT: [[TMP110:%.*]] = trunc i64 [[TMP109]] to i32 ; CHECK-NEXT: [[TMP110:%.*]] = trunc i64 [[TMP109]] to i32
; CHECK-NEXT: [[TMP111:%.*]] = mul i32 [[TMP110]], [[TMP82]] ; CHECK-NEXT: [[TMP111:%.*]] = add i32 [[TMP102]], [[TMP110]]
; CHECK-NEXT: [[TMP112:%.*]] = sub i32 [[TMP81]], [[TMP111]] ; CHECK-NEXT: [[TMP112:%.*]] = zext i32 [[TMP97]] to i64
; CHECK-NEXT: [[TMP113:%.*]] = icmp uge i32 [[TMP112]], [[TMP82]] ; CHECK-NEXT: [[TMP113:%.*]] = zext i32 [[TMP111]] to i64
; CHECK-NEXT: [[TMP114:%.*]] = icmp uge i32 [[TMP81]], [[TMP111]] ; CHECK-NEXT: [[TMP114:%.*]] = mul i64 [[TMP112]], [[TMP113]]
; CHECK-NEXT: [[TMP115:%.*]] = and i1 [[TMP113]], [[TMP114]] ; CHECK-NEXT: [[TMP115:%.*]] = trunc i64 [[TMP114]] to i32
; CHECK-NEXT: [[TMP116:%.*]] = add i32 [[TMP110]], 1 ; CHECK-NEXT: [[TMP116:%.*]] = lshr i64 [[TMP114]], 32
; CHECK-NEXT: [[TMP117:%.*]] = sub i32 [[TMP110]], 1 ; CHECK-NEXT: [[TMP117:%.*]] = trunc i64 [[TMP116]] to i32
; CHECK-NEXT: [[TMP118:%.*]] = select i1 [[TMP115]], i32 [[TMP116]], i32 [[TMP110]] ; CHECK-NEXT: [[TMP118:%.*]] = mul i32 [[TMP117]], [[TMP98]]
; CHECK-NEXT: [[TMP119:%.*]] = select i1 [[TMP114]], i32 [[TMP118]], i32 [[TMP117]] ; CHECK-NEXT: [[TMP119:%.*]] = sub i32 [[TMP97]], [[TMP118]]
; CHECK-NEXT: [[TMP120:%.*]] = insertelement <4 x i32> [[TMP80]], i32 [[TMP119]], i64 2 ; CHECK-NEXT: [[TMP120:%.*]] = icmp uge i32 [[TMP119]], [[TMP98]]
; CHECK-NEXT: [[TMP121:%.*]] = extractelement <4 x i32> [[X]], i64 3 ; CHECK-NEXT: [[TMP121:%.*]] = add i32 [[TMP117]], 1
; CHECK-NEXT: [[TMP122:%.*]] = extractelement <4 x i32> [[Y]], i64 3 ; CHECK-NEXT: [[TMP122:%.*]] = select i1 [[TMP120]], i32 [[TMP121]], i32 [[TMP117]]
; CHECK-NEXT: [[TMP123:%.*]] = uitofp i32 [[TMP122]] to float ; CHECK-NEXT: [[TMP123:%.*]] = sub i32 [[TMP119]], [[TMP98]]
; CHECK-NEXT: [[TMP124:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP123]]) ; CHECK-NEXT: [[TMP124:%.*]] = select i1 [[TMP120]], i32 [[TMP123]], i32 [[TMP119]]
; CHECK-NEXT: [[TMP125:%.*]] = fmul fast float [[TMP124]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP125:%.*]] = icmp uge i32 [[TMP124]], [[TMP98]]
; CHECK-NEXT: [[TMP126:%.*]] = fptoui float [[TMP125]] to i32 ; CHECK-NEXT: [[TMP126:%.*]] = add i32 [[TMP122]], 1
; CHECK-NEXT: [[TMP127:%.*]] = zext i32 [[TMP126]] to i64 ; CHECK-NEXT: [[TMP127:%.*]] = select i1 [[TMP125]], i32 [[TMP126]], i32 [[TMP122]]
; CHECK-NEXT: [[TMP128:%.*]] = zext i32 [[TMP122]] to i64 ; CHECK-NEXT: [[TMP128:%.*]] = insertelement <4 x i32> [[TMP96]], i32 [[TMP127]], i64 3
; CHECK-NEXT: [[TMP129:%.*]] = mul i64 [[TMP127]], [[TMP128]] ; CHECK-NEXT: store <4 x i32> [[TMP128]], <4 x i32> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: [[TMP130:%.*]] = trunc i64 [[TMP129]] to i32
; CHECK-NEXT: [[TMP131:%.*]] = lshr i64 [[TMP129]], 32
; CHECK-NEXT: [[TMP132:%.*]] = trunc i64 [[TMP131]] to i32
; CHECK-NEXT: [[TMP133:%.*]] = sub i32 0, [[TMP130]]
; CHECK-NEXT: [[TMP134:%.*]] = icmp eq i32 [[TMP132]], 0
; CHECK-NEXT: [[TMP135:%.*]] = select i1 [[TMP134]], i32 [[TMP133]], i32 [[TMP130]]
; CHECK-NEXT: [[TMP136:%.*]] = zext i32 [[TMP135]] to i64
; CHECK-NEXT: [[TMP137:%.*]] = zext i32 [[TMP126]] to i64
; CHECK-NEXT: [[TMP138:%.*]] = mul i64 [[TMP136]], [[TMP137]]
; CHECK-NEXT: [[TMP139:%.*]] = trunc i64 [[TMP138]] to i32
; CHECK-NEXT: [[TMP140:%.*]] = lshr i64 [[TMP138]], 32
; CHECK-NEXT: [[TMP141:%.*]] = trunc i64 [[TMP140]] to i32
; CHECK-NEXT: [[TMP142:%.*]] = add i32 [[TMP126]], [[TMP141]]
; CHECK-NEXT: [[TMP143:%.*]] = sub i32 [[TMP126]], [[TMP141]]
; CHECK-NEXT: [[TMP144:%.*]] = select i1 [[TMP134]], i32 [[TMP142]], i32 [[TMP143]]
; CHECK-NEXT: [[TMP145:%.*]] = zext i32 [[TMP144]] to i64
; CHECK-NEXT: [[TMP146:%.*]] = zext i32 [[TMP121]] to i64
; CHECK-NEXT: [[TMP147:%.*]] = mul i64 [[TMP145]], [[TMP146]]
; CHECK-NEXT: [[TMP148:%.*]] = trunc i64 [[TMP147]] to i32
; CHECK-NEXT: [[TMP149:%.*]] = lshr i64 [[TMP147]], 32
; CHECK-NEXT: [[TMP150:%.*]] = trunc i64 [[TMP149]] to i32
; CHECK-NEXT: [[TMP151:%.*]] = mul i32 [[TMP150]], [[TMP122]]
; CHECK-NEXT: [[TMP152:%.*]] = sub i32 [[TMP121]], [[TMP151]]
; CHECK-NEXT: [[TMP153:%.*]] = icmp uge i32 [[TMP152]], [[TMP122]]
; CHECK-NEXT: [[TMP154:%.*]] = icmp uge i32 [[TMP121]], [[TMP151]]
; CHECK-NEXT: [[TMP155:%.*]] = and i1 [[TMP153]], [[TMP154]]
; CHECK-NEXT: [[TMP156:%.*]] = add i32 [[TMP150]], 1
; CHECK-NEXT: [[TMP157:%.*]] = sub i32 [[TMP150]], 1
; CHECK-NEXT: [[TMP158:%.*]] = select i1 [[TMP155]], i32 [[TMP156]], i32 [[TMP150]]
; CHECK-NEXT: [[TMP159:%.*]] = select i1 [[TMP154]], i32 [[TMP158]], i32 [[TMP157]]
; CHECK-NEXT: [[TMP160:%.*]] = insertelement <4 x i32> [[TMP120]], i32 [[TMP159]], i64 3
; CHECK-NEXT: store <4 x i32> [[TMP160]], <4 x i32> addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_v4i32: ; GCN-LABEL: udiv_v4i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx8 s[8:15], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx8 s[4:11], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s6, 0x4f800000 ; GCN-NEXT: s_mov_b32 s12, 0x4f7ffffe
; GCN-NEXT: s_load_dwordx2 s[16:17], s[0:1], 0x9 ; GCN-NEXT: s_mov_b32 s15, 0xf000
; GCN-NEXT: s_mov_b32 s19, 0xf000 ; GCN-NEXT: s_mov_b32 s14, -1
; GCN-NEXT: s_mov_b32 s18, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s12 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s8
; GCN-NEXT: v_cvt_f32_u32_e32 v1, s13 ; GCN-NEXT: v_cvt_f32_u32_e32 v1, s9
; GCN-NEXT: v_cvt_f32_u32_e32 v7, s15 ; GCN-NEXT: s_sub_i32 s2, 0, s8
; GCN-NEXT: v_cvt_f32_u32_e32 v3, s10
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1 ; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GCN-NEXT: v_mul_f32_e32 v0, s6, v0 ; GCN-NEXT: v_mul_f32_e32 v0, s12, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: v_mul_f32_e32 v1, s6, v1 ; GCN-NEXT: v_mul_f32_e32 v1, s12, v1
; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1
; GCN-NEXT: v_mul_hi_u32 v2, v0, s12 ; GCN-NEXT: v_mul_lo_u32 v2, s2, v0
; GCN-NEXT: v_mul_lo_u32 v3, v0, s12 ; GCN-NEXT: s_sub_i32 s2, 0, s9
; GCN-NEXT: v_mul_hi_u32 v4, v1, s13 ; GCN-NEXT: v_mul_lo_u32 v4, s2, v1
; GCN-NEXT: v_mul_lo_u32 v5, v1, s13 ; GCN-NEXT: v_mul_hi_u32 v2, v0, v2
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v2, v0
; GCN-NEXT: v_sub_i32_e32 v6, vcc, 0, v3 ; GCN-NEXT: v_mul_hi_u32 v0, s4, v0
; GCN-NEXT: v_cndmask_b32_e64 v2, v3, v6, s[0:1] ; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v3
; GCN-NEXT: v_mul_hi_u32 v2, v2, v0 ; GCN-NEXT: v_mul_hi_u32 v3, v1, v4
; GCN-NEXT: v_sub_i32_e32 v3, vcc, 0, v5 ; GCN-NEXT: v_mul_lo_u32 v4, v0, s8
; GCN-NEXT: v_add_i32_e32 v6, vcc, v2, v0 ; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v2, v0 ; GCN-NEXT: v_mul_f32_e32 v2, s12, v2
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v6, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v0, v0, s8
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v4
; GCN-NEXT: v_cndmask_b32_e64 v2, v5, v3, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v2, v2, v1
; GCN-NEXT: v_mul_lo_u32 v3, v0, s12
; GCN-NEXT: v_add_i32_e32 v4, vcc, -1, v0
; GCN-NEXT: v_sub_i32_e32 v5, vcc, s8, v3
; GCN-NEXT: v_cmp_le_u32_e64 s[4:5], s12, v5
; GCN-NEXT: v_add_i32_e32 v5, vcc, v2, v1
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v2, v1
; GCN-NEXT: v_cvt_f32_u32_e32 v2, s14
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v5, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v1, v1, s9
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s8, v3
; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v0
; GCN-NEXT: s_and_b64 vcc, s[4:5], s[2:3]
; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GCN-NEXT: v_mul_f32_e32 v2, s6, v2
; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2 ; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2
; GCN-NEXT: v_mul_lo_u32 v3, v1, s13 ; GCN-NEXT: v_sub_i32_e32 v4, vcc, s4, v4
; GCN-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[2:3] ; GCN-NEXT: v_cmp_le_u32_e64 s[2:3], s8, v4
; GCN-NEXT: v_mul_hi_u32 v6, v2, s14 ; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v5, s[2:3]
; GCN-NEXT: v_mul_lo_u32 v5, v2, s14 ; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s8, v4
; GCN-NEXT: v_sub_i32_e32 v4, vcc, s9, v3 ; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v5, s[2:3]
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s9, v3 ; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v0
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v6 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s8, v4
; GCN-NEXT: v_sub_i32_e32 v3, vcc, 0, v5 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v5, vcc
; GCN-NEXT: v_cndmask_b32_e64 v3, v5, v3, s[4:5] ; GCN-NEXT: v_add_i32_e32 v1, vcc, v3, v1
; GCN-NEXT: v_mul_hi_u32 v3, v3, v2 ; GCN-NEXT: v_mul_hi_u32 v1, s5, v1
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s13, v4 ; GCN-NEXT: s_sub_i32 s4, 0, s10
; GCN-NEXT: v_add_i32_e32 v4, vcc, -1, v1 ; GCN-NEXT: v_mul_lo_u32 v5, s4, v2
; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v1 ; GCN-NEXT: s_sub_i32 s4, 0, s11
; GCN-NEXT: v_add_i32_e32 v6, vcc, v3, v2 ; GCN-NEXT: v_mul_lo_u32 v3, v1, s9
; GCN-NEXT: v_subrev_i32_e32 v2, vcc, v3, v2 ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v1
; GCN-NEXT: v_rcp_iflag_f32_e32 v3, v7 ; GCN-NEXT: v_mul_hi_u32 v5, v2, v5
; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v6, s[4:5] ; GCN-NEXT: v_sub_i32_e32 v3, vcc, s5, v3
; GCN-NEXT: v_mul_hi_u32 v2, v2, s10 ; GCN-NEXT: v_cmp_le_u32_e64 s[2:3], s9, v3
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v4, s[2:3]
; GCN-NEXT: v_mul_f32_e32 v3, s6, v3 ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s9, v3
; GCN-NEXT: v_cvt_u32_f32_e32 v3, v3 ; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v4, s[2:3]
; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v1
; GCN-NEXT: v_mul_lo_u32 v5, v2, s14 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s9, v3
; GCN-NEXT: v_cndmask_b32_e64 v1, v4, v1, s[2:3] ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v4, vcc
; GCN-NEXT: v_mul_hi_u32 v7, v3, s15 ; GCN-NEXT: v_cvt_f32_u32_e32 v4, s11
; GCN-NEXT: v_mul_lo_u32 v6, v3, s15 ; GCN-NEXT: v_add_i32_e32 v2, vcc, v5, v2
; GCN-NEXT: v_sub_i32_e32 v4, vcc, s10, v5 ; GCN-NEXT: v_mul_hi_u32 v2, s6, v2
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s14, v4 ; GCN-NEXT: v_rcp_iflag_f32_e32 v4, v4
; GCN-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v7 ; GCN-NEXT: v_mul_lo_u32 v3, v2, s10
; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v6 ; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v2
; GCN-NEXT: v_cndmask_b32_e64 v4, v6, v4, s[2:3] ; GCN-NEXT: v_mul_f32_e32 v4, s12, v4
; GCN-NEXT: v_mul_hi_u32 v4, v4, v3 ; GCN-NEXT: v_cvt_u32_f32_e32 v4, v4
; GCN-NEXT: v_add_i32_e32 v6, vcc, -1, v2 ; GCN-NEXT: v_sub_i32_e32 v3, vcc, s6, v3
; GCN-NEXT: v_add_i32_e32 v7, vcc, v4, v3 ; GCN-NEXT: v_cmp_le_u32_e64 s[2:3], s10, v3
; GCN-NEXT: v_subrev_i32_e32 v3, vcc, v4, v3 ; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v5, s[2:3]
; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v7, s[2:3] ; GCN-NEXT: v_mul_lo_u32 v6, s4, v4
; GCN-NEXT: v_mul_hi_u32 v3, v3, s11 ; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s10, v3
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s10, v5 ; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[2:3]
; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v2 ; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v2
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_mul_hi_u32 v6, v4, v6
; GCN-NEXT: v_mul_lo_u32 v5, v3, s15 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s10, v3
; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc ; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; GCN-NEXT: v_cndmask_b32_e64 v2, v6, v2, s[2:3] ; GCN-NEXT: s_load_dwordx2 s[12:13], s[0:1], 0x9
; GCN-NEXT: v_sub_i32_e32 v4, vcc, s11, v5 ; GCN-NEXT: v_add_i32_e32 v3, vcc, v6, v4
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s15, v4 ; GCN-NEXT: v_mul_hi_u32 v3, s7, v3
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s11, v5 ; GCN-NEXT: v_mul_lo_u32 v4, v3, s11
; GCN-NEXT: v_add_i32_e32 v4, vcc, -1, v3 ; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v3
; GCN-NEXT: v_sub_i32_e32 v4, vcc, s7, v4
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s11, v4
; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[0:1]
; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s11, v4
; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v5, s[0:1]
; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v3 ; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v3
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s11, v4
; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc ; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GCN-NEXT: v_cndmask_b32_e64 v3, v4, v3, s[2:3] ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: buffer_store_dwordx4 v[0:3], off, s[16:19], 0 ; GCN-NEXT: buffer_store_dwordx4 v[0:3], off, s[12:15], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = udiv <4 x i32> %x, %y %r = udiv <4 x i32> %x, %y
store <4 x i32> %r, <4 x i32> addrspace(1)* %out store <4 x i32> %r, <4 x i32> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @urem_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> %x, <4 x i32> %y) { define amdgpu_kernel void @urem_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> %x, <4 x i32> %y) {
; CHECK-LABEL: @urem_v4i32( ; CHECK-LABEL: @urem_v4i32(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <4 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <4 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <4 x i32> [[Y:%.*]], i64 0 ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <4 x i32> [[Y:%.*]], i64 0
; CHECK-NEXT: [[TMP3:%.*]] = uitofp i32 [[TMP2]] to float ; CHECK-NEXT: [[TMP3:%.*]] = uitofp i32 [[TMP2]] to float
; CHECK-NEXT: [[TMP4:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP3]]) ; CHECK-NEXT: [[TMP4:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP3]])
; CHECK-NEXT: [[TMP5:%.*]] = fmul fast float [[TMP4]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP5:%.*]] = fmul fast float [[TMP4]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP6:%.*]] = fptoui float [[TMP5]] to i32 ; CHECK-NEXT: [[TMP6:%.*]] = fptoui float [[TMP5]] to i32
; CHECK-NEXT: [[TMP7:%.*]] = zext i32 [[TMP6]] to i64 ; CHECK-NEXT: [[TMP7:%.*]] = sub i32 0, [[TMP2]]
; CHECK-NEXT: [[TMP8:%.*]] = zext i32 [[TMP2]] to i64 ; CHECK-NEXT: [[TMP8:%.*]] = mul i32 [[TMP7]], [[TMP6]]
; CHECK-NEXT: [[TMP9:%.*]] = mul i64 [[TMP7]], [[TMP8]] ; CHECK-NEXT: [[TMP9:%.*]] = zext i32 [[TMP6]] to i64
; CHECK-NEXT: [[TMP10:%.*]] = trunc i64 [[TMP9]] to i32 ; CHECK-NEXT: [[TMP10:%.*]] = zext i32 [[TMP8]] to i64
; CHECK-NEXT: [[TMP11:%.*]] = lshr i64 [[TMP9]], 32 ; CHECK-NEXT: [[TMP11:%.*]] = mul i64 [[TMP9]], [[TMP10]]
; CHECK-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32 ; CHECK-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32
; CHECK-NEXT: [[TMP13:%.*]] = sub i32 0, [[TMP10]] ; CHECK-NEXT: [[TMP13:%.*]] = lshr i64 [[TMP11]], 32
; CHECK-NEXT: [[TMP14:%.*]] = icmp eq i32 [[TMP12]], 0 ; CHECK-NEXT: [[TMP14:%.*]] = trunc i64 [[TMP13]] to i32
; CHECK-NEXT: [[TMP15:%.*]] = select i1 [[TMP14]], i32 [[TMP13]], i32 [[TMP10]] ; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP6]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP15]] to i64 ; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP1]] to i64
; CHECK-NEXT: [[TMP17:%.*]] = zext i32 [[TMP6]] to i64 ; CHECK-NEXT: [[TMP17:%.*]] = zext i32 [[TMP15]] to i64
; CHECK-NEXT: [[TMP18:%.*]] = mul i64 [[TMP16]], [[TMP17]] ; CHECK-NEXT: [[TMP18:%.*]] = mul i64 [[TMP16]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32
; CHECK-NEXT: [[TMP20:%.*]] = lshr i64 [[TMP18]], 32 ; CHECK-NEXT: [[TMP20:%.*]] = lshr i64 [[TMP18]], 32
; CHECK-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32 ; CHECK-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32
; CHECK-NEXT: [[TMP22:%.*]] = add i32 [[TMP6]], [[TMP21]] ; CHECK-NEXT: [[TMP22:%.*]] = mul i32 [[TMP21]], [[TMP2]]
; CHECK-NEXT: [[TMP23:%.*]] = sub i32 [[TMP6]], [[TMP21]] ; CHECK-NEXT: [[TMP23:%.*]] = sub i32 [[TMP1]], [[TMP22]]
; CHECK-NEXT: [[TMP24:%.*]] = select i1 [[TMP14]], i32 [[TMP22]], i32 [[TMP23]] ; CHECK-NEXT: [[TMP24:%.*]] = icmp uge i32 [[TMP23]], [[TMP2]]
; CHECK-NEXT: [[TMP25:%.*]] = zext i32 [[TMP24]] to i64 ; CHECK-NEXT: [[TMP25:%.*]] = sub i32 [[TMP23]], [[TMP2]]
; CHECK-NEXT: [[TMP26:%.*]] = zext i32 [[TMP1]] to i64 ; CHECK-NEXT: [[TMP26:%.*]] = select i1 [[TMP24]], i32 [[TMP25]], i32 [[TMP23]]
; CHECK-NEXT: [[TMP27:%.*]] = mul i64 [[TMP25]], [[TMP26]] ; CHECK-NEXT: [[TMP27:%.*]] = icmp uge i32 [[TMP26]], [[TMP2]]
; CHECK-NEXT: [[TMP28:%.*]] = trunc i64 [[TMP27]] to i32 ; CHECK-NEXT: [[TMP28:%.*]] = sub i32 [[TMP26]], [[TMP2]]
; CHECK-NEXT: [[TMP29:%.*]] = lshr i64 [[TMP27]], 32 ; CHECK-NEXT: [[TMP29:%.*]] = select i1 [[TMP27]], i32 [[TMP28]], i32 [[TMP26]]
; CHECK-NEXT: [[TMP30:%.*]] = trunc i64 [[TMP29]] to i32 ; CHECK-NEXT: [[TMP30:%.*]] = insertelement <4 x i32> undef, i32 [[TMP29]], i64 0
; CHECK-NEXT: [[TMP31:%.*]] = mul i32 [[TMP30]], [[TMP2]] ; CHECK-NEXT: [[TMP31:%.*]] = extractelement <4 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP32:%.*]] = sub i32 [[TMP1]], [[TMP31]] ; CHECK-NEXT: [[TMP32:%.*]] = extractelement <4 x i32> [[Y]], i64 1
; CHECK-NEXT: [[TMP33:%.*]] = icmp uge i32 [[TMP32]], [[TMP2]] ; CHECK-NEXT: [[TMP33:%.*]] = uitofp i32 [[TMP32]] to float
; CHECK-NEXT: [[TMP34:%.*]] = icmp uge i32 [[TMP1]], [[TMP31]] ; CHECK-NEXT: [[TMP34:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP33]])
; CHECK-NEXT: [[TMP35:%.*]] = and i1 [[TMP33]], [[TMP34]] ; CHECK-NEXT: [[TMP35:%.*]] = fmul fast float [[TMP34]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP36:%.*]] = sub i32 [[TMP32]], [[TMP2]] ; CHECK-NEXT: [[TMP36:%.*]] = fptoui float [[TMP35]] to i32
; CHECK-NEXT: [[TMP37:%.*]] = add i32 [[TMP32]], [[TMP2]] ; CHECK-NEXT: [[TMP37:%.*]] = sub i32 0, [[TMP32]]
; CHECK-NEXT: [[TMP38:%.*]] = select i1 [[TMP35]], i32 [[TMP36]], i32 [[TMP32]] ; CHECK-NEXT: [[TMP38:%.*]] = mul i32 [[TMP37]], [[TMP36]]
; CHECK-NEXT: [[TMP39:%.*]] = select i1 [[TMP34]], i32 [[TMP38]], i32 [[TMP37]] ; CHECK-NEXT: [[TMP39:%.*]] = zext i32 [[TMP36]] to i64
; CHECK-NEXT: [[TMP40:%.*]] = insertelement <4 x i32> undef, i32 [[TMP39]], i64 0 ; CHECK-NEXT: [[TMP40:%.*]] = zext i32 [[TMP38]] to i64
; CHECK-NEXT: [[TMP41:%.*]] = extractelement <4 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP41:%.*]] = mul i64 [[TMP39]], [[TMP40]]
; CHECK-NEXT: [[TMP42:%.*]] = extractelement <4 x i32> [[Y]], i64 1 ; CHECK-NEXT: [[TMP42:%.*]] = trunc i64 [[TMP41]] to i32
; CHECK-NEXT: [[TMP43:%.*]] = uitofp i32 [[TMP42]] to float ; CHECK-NEXT: [[TMP43:%.*]] = lshr i64 [[TMP41]], 32
; CHECK-NEXT: [[TMP44:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP43]]) ; CHECK-NEXT: [[TMP44:%.*]] = trunc i64 [[TMP43]] to i32
; CHECK-NEXT: [[TMP45:%.*]] = fmul fast float [[TMP44]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP45:%.*]] = add i32 [[TMP36]], [[TMP44]]
; CHECK-NEXT: [[TMP46:%.*]] = fptoui float [[TMP45]] to i32 ; CHECK-NEXT: [[TMP46:%.*]] = zext i32 [[TMP31]] to i64
; CHECK-NEXT: [[TMP47:%.*]] = zext i32 [[TMP46]] to i64 ; CHECK-NEXT: [[TMP47:%.*]] = zext i32 [[TMP45]] to i64
; CHECK-NEXT: [[TMP48:%.*]] = zext i32 [[TMP42]] to i64 ; CHECK-NEXT: [[TMP48:%.*]] = mul i64 [[TMP46]], [[TMP47]]
; CHECK-NEXT: [[TMP49:%.*]] = mul i64 [[TMP47]], [[TMP48]] ; CHECK-NEXT: [[TMP49:%.*]] = trunc i64 [[TMP48]] to i32
; CHECK-NEXT: [[TMP50:%.*]] = trunc i64 [[TMP49]] to i32 ; CHECK-NEXT: [[TMP50:%.*]] = lshr i64 [[TMP48]], 32
; CHECK-NEXT: [[TMP51:%.*]] = lshr i64 [[TMP49]], 32 ; CHECK-NEXT: [[TMP51:%.*]] = trunc i64 [[TMP50]] to i32
; CHECK-NEXT: [[TMP52:%.*]] = trunc i64 [[TMP51]] to i32 ; CHECK-NEXT: [[TMP52:%.*]] = mul i32 [[TMP51]], [[TMP32]]
; CHECK-NEXT: [[TMP53:%.*]] = sub i32 0, [[TMP50]] ; CHECK-NEXT: [[TMP53:%.*]] = sub i32 [[TMP31]], [[TMP52]]
; CHECK-NEXT: [[TMP54:%.*]] = icmp eq i32 [[TMP52]], 0 ; CHECK-NEXT: [[TMP54:%.*]] = icmp uge i32 [[TMP53]], [[TMP32]]
; CHECK-NEXT: [[TMP55:%.*]] = select i1 [[TMP54]], i32 [[TMP53]], i32 [[TMP50]] ; CHECK-NEXT: [[TMP55:%.*]] = sub i32 [[TMP53]], [[TMP32]]
; CHECK-NEXT: [[TMP56:%.*]] = zext i32 [[TMP55]] to i64 ; CHECK-NEXT: [[TMP56:%.*]] = select i1 [[TMP54]], i32 [[TMP55]], i32 [[TMP53]]
; CHECK-NEXT: [[TMP57:%.*]] = zext i32 [[TMP46]] to i64 ; CHECK-NEXT: [[TMP57:%.*]] = icmp uge i32 [[TMP56]], [[TMP32]]
; CHECK-NEXT: [[TMP58:%.*]] = mul i64 [[TMP56]], [[TMP57]] ; CHECK-NEXT: [[TMP58:%.*]] = sub i32 [[TMP56]], [[TMP32]]
; CHECK-NEXT: [[TMP59:%.*]] = trunc i64 [[TMP58]] to i32 ; CHECK-NEXT: [[TMP59:%.*]] = select i1 [[TMP57]], i32 [[TMP58]], i32 [[TMP56]]
; CHECK-NEXT: [[TMP60:%.*]] = lshr i64 [[TMP58]], 32 ; CHECK-NEXT: [[TMP60:%.*]] = insertelement <4 x i32> [[TMP30]], i32 [[TMP59]], i64 1
; CHECK-NEXT: [[TMP61:%.*]] = trunc i64 [[TMP60]] to i32 ; CHECK-NEXT: [[TMP61:%.*]] = extractelement <4 x i32> [[X]], i64 2
; CHECK-NEXT: [[TMP62:%.*]] = add i32 [[TMP46]], [[TMP61]] ; CHECK-NEXT: [[TMP62:%.*]] = extractelement <4 x i32> [[Y]], i64 2
; CHECK-NEXT: [[TMP63:%.*]] = sub i32 [[TMP46]], [[TMP61]] ; CHECK-NEXT: [[TMP63:%.*]] = uitofp i32 [[TMP62]] to float
; CHECK-NEXT: [[TMP64:%.*]] = select i1 [[TMP54]], i32 [[TMP62]], i32 [[TMP63]] ; CHECK-NEXT: [[TMP64:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP63]])
; CHECK-NEXT: [[TMP65:%.*]] = zext i32 [[TMP64]] to i64 ; CHECK-NEXT: [[TMP65:%.*]] = fmul fast float [[TMP64]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP66:%.*]] = zext i32 [[TMP41]] to i64 ; CHECK-NEXT: [[TMP66:%.*]] = fptoui float [[TMP65]] to i32
; CHECK-NEXT: [[TMP67:%.*]] = mul i64 [[TMP65]], [[TMP66]] ; CHECK-NEXT: [[TMP67:%.*]] = sub i32 0, [[TMP62]]
; CHECK-NEXT: [[TMP68:%.*]] = trunc i64 [[TMP67]] to i32 ; CHECK-NEXT: [[TMP68:%.*]] = mul i32 [[TMP67]], [[TMP66]]
; CHECK-NEXT: [[TMP69:%.*]] = lshr i64 [[TMP67]], 32 ; CHECK-NEXT: [[TMP69:%.*]] = zext i32 [[TMP66]] to i64
; CHECK-NEXT: [[TMP70:%.*]] = trunc i64 [[TMP69]] to i32 ; CHECK-NEXT: [[TMP70:%.*]] = zext i32 [[TMP68]] to i64
; CHECK-NEXT: [[TMP71:%.*]] = mul i32 [[TMP70]], [[TMP42]] ; CHECK-NEXT: [[TMP71:%.*]] = mul i64 [[TMP69]], [[TMP70]]
; CHECK-NEXT: [[TMP72:%.*]] = sub i32 [[TMP41]], [[TMP71]] ; CHECK-NEXT: [[TMP72:%.*]] = trunc i64 [[TMP71]] to i32
; CHECK-NEXT: [[TMP73:%.*]] = icmp uge i32 [[TMP72]], [[TMP42]] ; CHECK-NEXT: [[TMP73:%.*]] = lshr i64 [[TMP71]], 32
; CHECK-NEXT: [[TMP74:%.*]] = icmp uge i32 [[TMP41]], [[TMP71]] ; CHECK-NEXT: [[TMP74:%.*]] = trunc i64 [[TMP73]] to i32
; CHECK-NEXT: [[TMP75:%.*]] = and i1 [[TMP73]], [[TMP74]] ; CHECK-NEXT: [[TMP75:%.*]] = add i32 [[TMP66]], [[TMP74]]
; CHECK-NEXT: [[TMP76:%.*]] = sub i32 [[TMP72]], [[TMP42]] ; CHECK-NEXT: [[TMP76:%.*]] = zext i32 [[TMP61]] to i64
; CHECK-NEXT: [[TMP77:%.*]] = add i32 [[TMP72]], [[TMP42]] ; CHECK-NEXT: [[TMP77:%.*]] = zext i32 [[TMP75]] to i64
; CHECK-NEXT: [[TMP78:%.*]] = select i1 [[TMP75]], i32 [[TMP76]], i32 [[TMP72]] ; CHECK-NEXT: [[TMP78:%.*]] = mul i64 [[TMP76]], [[TMP77]]
; CHECK-NEXT: [[TMP79:%.*]] = select i1 [[TMP74]], i32 [[TMP78]], i32 [[TMP77]] ; CHECK-NEXT: [[TMP79:%.*]] = trunc i64 [[TMP78]] to i32
; CHECK-NEXT: [[TMP80:%.*]] = insertelement <4 x i32> [[TMP40]], i32 [[TMP79]], i64 1 ; CHECK-NEXT: [[TMP80:%.*]] = lshr i64 [[TMP78]], 32
; CHECK-NEXT: [[TMP81:%.*]] = extractelement <4 x i32> [[X]], i64 2 ; CHECK-NEXT: [[TMP81:%.*]] = trunc i64 [[TMP80]] to i32
; CHECK-NEXT: [[TMP82:%.*]] = extractelement <4 x i32> [[Y]], i64 2 ; CHECK-NEXT: [[TMP82:%.*]] = mul i32 [[TMP81]], [[TMP62]]
; CHECK-NEXT: [[TMP83:%.*]] = uitofp i32 [[TMP82]] to float ; CHECK-NEXT: [[TMP83:%.*]] = sub i32 [[TMP61]], [[TMP82]]
; CHECK-NEXT: [[TMP84:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP83]]) ; CHECK-NEXT: [[TMP84:%.*]] = icmp uge i32 [[TMP83]], [[TMP62]]
; CHECK-NEXT: [[TMP85:%.*]] = fmul fast float [[TMP84]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP85:%.*]] = sub i32 [[TMP83]], [[TMP62]]
; CHECK-NEXT: [[TMP86:%.*]] = fptoui float [[TMP85]] to i32 ; CHECK-NEXT: [[TMP86:%.*]] = select i1 [[TMP84]], i32 [[TMP85]], i32 [[TMP83]]
; CHECK-NEXT: [[TMP87:%.*]] = zext i32 [[TMP86]] to i64 ; CHECK-NEXT: [[TMP87:%.*]] = icmp uge i32 [[TMP86]], [[TMP62]]
; CHECK-NEXT: [[TMP88:%.*]] = zext i32 [[TMP82]] to i64 ; CHECK-NEXT: [[TMP88:%.*]] = sub i32 [[TMP86]], [[TMP62]]
; CHECK-NEXT: [[TMP89:%.*]] = mul i64 [[TMP87]], [[TMP88]] ; CHECK-NEXT: [[TMP89:%.*]] = select i1 [[TMP87]], i32 [[TMP88]], i32 [[TMP86]]
; CHECK-NEXT: [[TMP90:%.*]] = trunc i64 [[TMP89]] to i32 ; CHECK-NEXT: [[TMP90:%.*]] = insertelement <4 x i32> [[TMP60]], i32 [[TMP89]], i64 2
; CHECK-NEXT: [[TMP91:%.*]] = lshr i64 [[TMP89]], 32 ; CHECK-NEXT: [[TMP91:%.*]] = extractelement <4 x i32> [[X]], i64 3
; CHECK-NEXT: [[TMP92:%.*]] = trunc i64 [[TMP91]] to i32 ; CHECK-NEXT: [[TMP92:%.*]] = extractelement <4 x i32> [[Y]], i64 3
; CHECK-NEXT: [[TMP93:%.*]] = sub i32 0, [[TMP90]] ; CHECK-NEXT: [[TMP93:%.*]] = uitofp i32 [[TMP92]] to float
; CHECK-NEXT: [[TMP94:%.*]] = icmp eq i32 [[TMP92]], 0 ; CHECK-NEXT: [[TMP94:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP93]])
; CHECK-NEXT: [[TMP95:%.*]] = select i1 [[TMP94]], i32 [[TMP93]], i32 [[TMP90]] ; CHECK-NEXT: [[TMP95:%.*]] = fmul fast float [[TMP94]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP96:%.*]] = zext i32 [[TMP95]] to i64 ; CHECK-NEXT: [[TMP96:%.*]] = fptoui float [[TMP95]] to i32
; CHECK-NEXT: [[TMP97:%.*]] = zext i32 [[TMP86]] to i64 ; CHECK-NEXT: [[TMP97:%.*]] = sub i32 0, [[TMP92]]
; CHECK-NEXT: [[TMP98:%.*]] = mul i64 [[TMP96]], [[TMP97]] ; CHECK-NEXT: [[TMP98:%.*]] = mul i32 [[TMP97]], [[TMP96]]
; CHECK-NEXT: [[TMP99:%.*]] = trunc i64 [[TMP98]] to i32 ; CHECK-NEXT: [[TMP99:%.*]] = zext i32 [[TMP96]] to i64
; CHECK-NEXT: [[TMP100:%.*]] = lshr i64 [[TMP98]], 32 ; CHECK-NEXT: [[TMP100:%.*]] = zext i32 [[TMP98]] to i64
; CHECK-NEXT: [[TMP101:%.*]] = trunc i64 [[TMP100]] to i32 ; CHECK-NEXT: [[TMP101:%.*]] = mul i64 [[TMP99]], [[TMP100]]
; CHECK-NEXT: [[TMP102:%.*]] = add i32 [[TMP86]], [[TMP101]] ; CHECK-NEXT: [[TMP102:%.*]] = trunc i64 [[TMP101]] to i32
; CHECK-NEXT: [[TMP103:%.*]] = sub i32 [[TMP86]], [[TMP101]] ; CHECK-NEXT: [[TMP103:%.*]] = lshr i64 [[TMP101]], 32
; CHECK-NEXT: [[TMP104:%.*]] = select i1 [[TMP94]], i32 [[TMP102]], i32 [[TMP103]] ; CHECK-NEXT: [[TMP104:%.*]] = trunc i64 [[TMP103]] to i32
; CHECK-NEXT: [[TMP105:%.*]] = zext i32 [[TMP104]] to i64 ; CHECK-NEXT: [[TMP105:%.*]] = add i32 [[TMP96]], [[TMP104]]
; CHECK-NEXT: [[TMP106:%.*]] = zext i32 [[TMP81]] to i64 ; CHECK-NEXT: [[TMP106:%.*]] = zext i32 [[TMP91]] to i64
; CHECK-NEXT: [[TMP107:%.*]] = mul i64 [[TMP105]], [[TMP106]] ; CHECK-NEXT: [[TMP107:%.*]] = zext i32 [[TMP105]] to i64
; CHECK-NEXT: [[TMP108:%.*]] = trunc i64 [[TMP107]] to i32 ; CHECK-NEXT: [[TMP108:%.*]] = mul i64 [[TMP106]], [[TMP107]]
; CHECK-NEXT: [[TMP109:%.*]] = lshr i64 [[TMP107]], 32 ; CHECK-NEXT: [[TMP109:%.*]] = trunc i64 [[TMP108]] to i32
; CHECK-NEXT: [[TMP110:%.*]] = trunc i64 [[TMP109]] to i32 ; CHECK-NEXT: [[TMP110:%.*]] = lshr i64 [[TMP108]], 32
; CHECK-NEXT: [[TMP111:%.*]] = mul i32 [[TMP110]], [[TMP82]] ; CHECK-NEXT: [[TMP111:%.*]] = trunc i64 [[TMP110]] to i32
; CHECK-NEXT: [[TMP112:%.*]] = sub i32 [[TMP81]], [[TMP111]] ; CHECK-NEXT: [[TMP112:%.*]] = mul i32 [[TMP111]], [[TMP92]]
; CHECK-NEXT: [[TMP113:%.*]] = icmp uge i32 [[TMP112]], [[TMP82]] ; CHECK-NEXT: [[TMP113:%.*]] = sub i32 [[TMP91]], [[TMP112]]
; CHECK-NEXT: [[TMP114:%.*]] = icmp uge i32 [[TMP81]], [[TMP111]] ; CHECK-NEXT: [[TMP114:%.*]] = icmp uge i32 [[TMP113]], [[TMP92]]
; CHECK-NEXT: [[TMP115:%.*]] = and i1 [[TMP113]], [[TMP114]] ; CHECK-NEXT: [[TMP115:%.*]] = sub i32 [[TMP113]], [[TMP92]]
; CHECK-NEXT: [[TMP116:%.*]] = sub i32 [[TMP112]], [[TMP82]] ; CHECK-NEXT: [[TMP116:%.*]] = select i1 [[TMP114]], i32 [[TMP115]], i32 [[TMP113]]
; CHECK-NEXT: [[TMP117:%.*]] = add i32 [[TMP112]], [[TMP82]] ; CHECK-NEXT: [[TMP117:%.*]] = icmp uge i32 [[TMP116]], [[TMP92]]
; CHECK-NEXT: [[TMP118:%.*]] = select i1 [[TMP115]], i32 [[TMP116]], i32 [[TMP112]] ; CHECK-NEXT: [[TMP118:%.*]] = sub i32 [[TMP116]], [[TMP92]]
; CHECK-NEXT: [[TMP119:%.*]] = select i1 [[TMP114]], i32 [[TMP118]], i32 [[TMP117]] ; CHECK-NEXT: [[TMP119:%.*]] = select i1 [[TMP117]], i32 [[TMP118]], i32 [[TMP116]]
; CHECK-NEXT: [[TMP120:%.*]] = insertelement <4 x i32> [[TMP80]], i32 [[TMP119]], i64 2 ; CHECK-NEXT: [[TMP120:%.*]] = insertelement <4 x i32> [[TMP90]], i32 [[TMP119]], i64 3
; CHECK-NEXT: [[TMP121:%.*]] = extractelement <4 x i32> [[X]], i64 3 ; CHECK-NEXT: store <4 x i32> [[TMP120]], <4 x i32> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: [[TMP122:%.*]] = extractelement <4 x i32> [[Y]], i64 3
; CHECK-NEXT: [[TMP123:%.*]] = uitofp i32 [[TMP122]] to float
; CHECK-NEXT: [[TMP124:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP123]])
; CHECK-NEXT: [[TMP125:%.*]] = fmul fast float [[TMP124]], 0x41F0000000000000
; CHECK-NEXT: [[TMP126:%.*]] = fptoui float [[TMP125]] to i32
; CHECK-NEXT: [[TMP127:%.*]] = zext i32 [[TMP126]] to i64
; CHECK-NEXT: [[TMP128:%.*]] = zext i32 [[TMP122]] to i64
; CHECK-NEXT: [[TMP129:%.*]] = mul i64 [[TMP127]], [[TMP128]]
; CHECK-NEXT: [[TMP130:%.*]] = trunc i64 [[TMP129]] to i32
; CHECK-NEXT: [[TMP131:%.*]] = lshr i64 [[TMP129]], 32
; CHECK-NEXT: [[TMP132:%.*]] = trunc i64 [[TMP131]] to i32
; CHECK-NEXT: [[TMP133:%.*]] = sub i32 0, [[TMP130]]
; CHECK-NEXT: [[TMP134:%.*]] = icmp eq i32 [[TMP132]], 0
; CHECK-NEXT: [[TMP135:%.*]] = select i1 [[TMP134]], i32 [[TMP133]], i32 [[TMP130]]
; CHECK-NEXT: [[TMP136:%.*]] = zext i32 [[TMP135]] to i64
; CHECK-NEXT: [[TMP137:%.*]] = zext i32 [[TMP126]] to i64
; CHECK-NEXT: [[TMP138:%.*]] = mul i64 [[TMP136]], [[TMP137]]
; CHECK-NEXT: [[TMP139:%.*]] = trunc i64 [[TMP138]] to i32
; CHECK-NEXT: [[TMP140:%.*]] = lshr i64 [[TMP138]], 32
; CHECK-NEXT: [[TMP141:%.*]] = trunc i64 [[TMP140]] to i32
; CHECK-NEXT: [[TMP142:%.*]] = add i32 [[TMP126]], [[TMP141]]
; CHECK-NEXT: [[TMP143:%.*]] = sub i32 [[TMP126]], [[TMP141]]
; CHECK-NEXT: [[TMP144:%.*]] = select i1 [[TMP134]], i32 [[TMP142]], i32 [[TMP143]]
; CHECK-NEXT: [[TMP145:%.*]] = zext i32 [[TMP144]] to i64
; CHECK-NEXT: [[TMP146:%.*]] = zext i32 [[TMP121]] to i64
; CHECK-NEXT: [[TMP147:%.*]] = mul i64 [[TMP145]], [[TMP146]]
; CHECK-NEXT: [[TMP148:%.*]] = trunc i64 [[TMP147]] to i32
; CHECK-NEXT: [[TMP149:%.*]] = lshr i64 [[TMP147]], 32
; CHECK-NEXT: [[TMP150:%.*]] = trunc i64 [[TMP149]] to i32
; CHECK-NEXT: [[TMP151:%.*]] = mul i32 [[TMP150]], [[TMP122]]
; CHECK-NEXT: [[TMP152:%.*]] = sub i32 [[TMP121]], [[TMP151]]
; CHECK-NEXT: [[TMP153:%.*]] = icmp uge i32 [[TMP152]], [[TMP122]]
; CHECK-NEXT: [[TMP154:%.*]] = icmp uge i32 [[TMP121]], [[TMP151]]
; CHECK-NEXT: [[TMP155:%.*]] = and i1 [[TMP153]], [[TMP154]]
; CHECK-NEXT: [[TMP156:%.*]] = sub i32 [[TMP152]], [[TMP122]]
; CHECK-NEXT: [[TMP157:%.*]] = add i32 [[TMP152]], [[TMP122]]
; CHECK-NEXT: [[TMP158:%.*]] = select i1 [[TMP155]], i32 [[TMP156]], i32 [[TMP152]]
; CHECK-NEXT: [[TMP159:%.*]] = select i1 [[TMP154]], i32 [[TMP158]], i32 [[TMP157]]
; CHECK-NEXT: [[TMP160:%.*]] = insertelement <4 x i32> [[TMP120]], i32 [[TMP159]], i64 3
; CHECK-NEXT: store <4 x i32> [[TMP160]], <4 x i32> addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_v4i32: ; GCN-LABEL: urem_v4i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx8 s[8:15], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx8 s[4:11], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s6, 0x4f800000 ; GCN-NEXT: s_mov_b32 s12, 0x4f7ffffe
; GCN-NEXT: s_load_dwordx2 s[16:17], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s19, 0xf000
; GCN-NEXT: s_mov_b32 s18, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s12 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s8
; GCN-NEXT: v_cvt_f32_u32_e32 v1, s13 ; GCN-NEXT: s_sub_i32 s2, 0, s8
; GCN-NEXT: v_cvt_f32_u32_e32 v7, s15 ; GCN-NEXT: v_cvt_f32_u32_e32 v1, s9
; GCN-NEXT: v_cvt_f32_u32_e32 v4, s11
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: s_sub_i32 s3, 0, s9
; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1 ; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GCN-NEXT: v_mul_f32_e32 v0, s6, v0 ; GCN-NEXT: v_cvt_f32_u32_e32 v2, s10
; GCN-NEXT: v_mul_f32_e32 v0, s12, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: v_mul_f32_e32 v1, s6, v1 ; GCN-NEXT: v_mul_f32_e32 v1, s12, v1
; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1
; GCN-NEXT: v_mul_lo_u32 v2, v0, s12
; GCN-NEXT: v_mul_hi_u32 v3, v0, s12
; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v2
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v3
; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v4, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v2, v2, v0
; GCN-NEXT: v_mul_lo_u32 v3, v1, s13
; GCN-NEXT: v_add_i32_e32 v4, vcc, v2, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v2, v0
; GCN-NEXT: v_mul_hi_u32 v2, v1, s13
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v4, s[0:1]
; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v3
; GCN-NEXT: v_mul_hi_u32 v0, v0, s8
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2
; GCN-NEXT: v_cndmask_b32_e64 v2, v3, v4, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v2, v2, v1
; GCN-NEXT: v_mul_lo_u32 v0, v0, s12
; GCN-NEXT: v_add_i32_e32 v5, vcc, v2, v1
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v2, v1
; GCN-NEXT: v_cvt_f32_u32_e32 v2, s14
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v5, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v1, v1, s9
; GCN-NEXT: v_sub_i32_e32 v3, vcc, s8, v0
; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2 ; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GCN-NEXT: v_cmp_ge_u32_e64 s[4:5], s8, v0 ; GCN-NEXT: v_mul_lo_u32 v3, s2, v0
; GCN-NEXT: v_mul_lo_u32 v1, v1, s13 ; GCN-NEXT: s_sub_i32 s2, 0, s10
; GCN-NEXT: v_cmp_le_u32_e64 s[2:3], s12, v3 ; GCN-NEXT: v_mul_f32_e32 v2, s12, v2
; GCN-NEXT: v_mul_f32_e32 v2, s6, v2 ; GCN-NEXT: v_mul_hi_u32 v3, v0, v3
; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2 ; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2
; GCN-NEXT: v_add_i32_e32 v4, vcc, s12, v3 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v3, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s12, v3 ; GCN-NEXT: v_mul_hi_u32 v0, s4, v0
; GCN-NEXT: s_and_b64 vcc, s[2:3], s[4:5] ; GCN-NEXT: v_rcp_iflag_f32_e32 v3, v4
; GCN-NEXT: v_mul_lo_u32 v5, v2, s14 ; GCN-NEXT: v_mul_lo_u32 v4, s3, v1
; GCN-NEXT: v_mul_hi_u32 v6, v2, s14 ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GCN-NEXT: v_mul_lo_u32 v0, v0, s8
; GCN-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[4:5] ; GCN-NEXT: v_mul_f32_e32 v3, s12, v3
; GCN-NEXT: v_sub_i32_e32 v3, vcc, s9, v1 ; GCN-NEXT: v_mul_hi_u32 v4, v1, v4
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s9, v1 ; GCN-NEXT: v_cvt_u32_f32_e32 v3, v3
; GCN-NEXT: v_sub_i32_e32 v1, vcc, 0, v5 ; GCN-NEXT: v_sub_i32_e32 v0, vcc, s4, v0
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v6 ; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s8, v0
; GCN-NEXT: v_cndmask_b32_e64 v1, v5, v1, s[4:5] ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s8, v0
; GCN-NEXT: v_mul_hi_u32 v1, v1, v2 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v5, vcc
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s13, v3 ; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s8, v0
; GCN-NEXT: v_add_i32_e32 v4, vcc, s13, v3 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s8, v0
; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s13, v3 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v5, vcc
; GCN-NEXT: v_add_i32_e32 v6, vcc, v1, v2 ; GCN-NEXT: v_add_i32_e32 v1, vcc, v4, v1
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v1, v2 ; GCN-NEXT: v_mul_hi_u32 v1, s5, v1
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v6, s[4:5] ; GCN-NEXT: v_mul_lo_u32 v4, s2, v2
; GCN-NEXT: v_mul_hi_u32 v1, v1, s10 ; GCN-NEXT: s_sub_i32 s2, 0, s11
; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v7 ; GCN-NEXT: v_mul_lo_u32 v1, v1, s9
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_mul_hi_u32 v4, v2, v4
; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc ; GCN-NEXT: v_sub_i32_e32 v1, vcc, s5, v1
; GCN-NEXT: v_mul_lo_u32 v5, v1, s14 ; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s9, v1
; GCN-NEXT: v_mul_f32_e32 v1, s6, v2 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s9, v1
; GCN-NEXT: v_cvt_u32_f32_e32 v2, v1 ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; GCN-NEXT: v_cndmask_b32_e64 v1, v4, v3, s[2:3] ; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s9, v1
; GCN-NEXT: v_sub_i32_e32 v3, vcc, s10, v5 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s9, v1
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s14, v3 ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; GCN-NEXT: v_mul_lo_u32 v4, v2, s15 ; GCN-NEXT: v_add_i32_e32 v2, vcc, v4, v2
; GCN-NEXT: v_mul_hi_u32 v6, v2, s15 ; GCN-NEXT: v_mul_hi_u32 v2, s6, v2
; GCN-NEXT: v_sub_i32_e32 v7, vcc, 0, v4 ; GCN-NEXT: v_mul_lo_u32 v4, s2, v3
; GCN-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v6 ; GCN-NEXT: s_mov_b32 s2, -1
; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v7, s[2:3] ; GCN-NEXT: v_mul_lo_u32 v2, v2, s10
; GCN-NEXT: v_mul_hi_u32 v4, v4, v2 ; GCN-NEXT: v_mul_hi_u32 v4, v3, v4
; GCN-NEXT: v_add_i32_e32 v6, vcc, s14, v3 ; GCN-NEXT: v_sub_i32_e32 v2, vcc, s6, v2
; GCN-NEXT: v_add_i32_e32 v7, vcc, v4, v2 ; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s10, v2
; GCN-NEXT: v_subrev_i32_e32 v2, vcc, v4, v2 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s10, v2
; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v7, s[2:3] ; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; GCN-NEXT: v_mul_hi_u32 v2, v2, s11 ; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s10, v2
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s10, v5 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s10, v2
; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s14, v3 ; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; GCN-NEXT: v_mul_lo_u32 v5, v2, s15 ; GCN-NEXT: v_mul_hi_u32 v3, s7, v3
; GCN-NEXT: v_cndmask_b32_e32 v2, v3, v4, vcc ; GCN-NEXT: v_mul_lo_u32 v3, v3, s11
; GCN-NEXT: v_cndmask_b32_e64 v2, v6, v2, s[2:3] ; GCN-NEXT: v_sub_i32_e32 v3, vcc, s7, v3
; GCN-NEXT: v_sub_i32_e32 v3, vcc, s11, v5 ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s11, v3
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s11, v5 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s11, v3
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s15, v3 ; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GCN-NEXT: v_add_i32_e32 v4, vcc, s15, v3 ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s11, v3
; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s15, v3 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s11, v3
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc ; GCN-NEXT: buffer_store_dwordx4 v[0:3], off, s[0:3], 0
; GCN-NEXT: v_cndmask_b32_e64 v3, v4, v3, s[2:3]
; GCN-NEXT: buffer_store_dwordx4 v[0:3], off, s[16:19], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = urem <4 x i32> %x, %y %r = urem <4 x i32> %x, %y
store <4 x i32> %r, <4 x i32> addrspace(1)* %out store <4 x i32> %r, <4 x i32> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @sdiv_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> %x, <4 x i32> %y) { define amdgpu_kernel void @sdiv_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> %x, <4 x i32> %y) {
; CHECK-LABEL: @sdiv_v4i32( ; CHECK-LABEL: @sdiv_v4i32(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <4 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <4 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <4 x i32> [[Y:%.*]], i64 0 ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <4 x i32> [[Y:%.*]], i64 0
; CHECK-NEXT: [[TMP3:%.*]] = ashr i32 [[TMP1]], 31 ; CHECK-NEXT: [[TMP3:%.*]] = ashr i32 [[TMP1]], 31
; CHECK-NEXT: [[TMP4:%.*]] = ashr i32 [[TMP2]], 31 ; CHECK-NEXT: [[TMP4:%.*]] = ashr i32 [[TMP2]], 31
; CHECK-NEXT: [[TMP5:%.*]] = xor i32 [[TMP3]], [[TMP4]] ; CHECK-NEXT: [[TMP5:%.*]] = xor i32 [[TMP3]], [[TMP4]]
; CHECK-NEXT: [[TMP6:%.*]] = add i32 [[TMP1]], [[TMP3]] ; CHECK-NEXT: [[TMP6:%.*]] = add i32 [[TMP1]], [[TMP3]]
; CHECK-NEXT: [[TMP7:%.*]] = add i32 [[TMP2]], [[TMP4]] ; CHECK-NEXT: [[TMP7:%.*]] = add i32 [[TMP2]], [[TMP4]]
; CHECK-NEXT: [[TMP8:%.*]] = xor i32 [[TMP6]], [[TMP3]] ; CHECK-NEXT: [[TMP8:%.*]] = xor i32 [[TMP6]], [[TMP3]]
; CHECK-NEXT: [[TMP9:%.*]] = xor i32 [[TMP7]], [[TMP4]] ; CHECK-NEXT: [[TMP9:%.*]] = xor i32 [[TMP7]], [[TMP4]]
; CHECK-NEXT: [[TMP10:%.*]] = uitofp i32 [[TMP9]] to float ; CHECK-NEXT: [[TMP10:%.*]] = uitofp i32 [[TMP9]] to float
; CHECK-NEXT: [[TMP11:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP10]]) ; CHECK-NEXT: [[TMP11:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP10]])
; CHECK-NEXT: [[TMP12:%.*]] = fmul fast float [[TMP11]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP12:%.*]] = fmul fast float [[TMP11]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP13:%.*]] = fptoui float [[TMP12]] to i32 ; CHECK-NEXT: [[TMP13:%.*]] = fptoui float [[TMP12]] to i32
; CHECK-NEXT: [[TMP14:%.*]] = zext i32 [[TMP13]] to i64 ; CHECK-NEXT: [[TMP14:%.*]] = sub i32 0, [[TMP9]]
; CHECK-NEXT: [[TMP15:%.*]] = zext i32 [[TMP9]] to i64 ; CHECK-NEXT: [[TMP15:%.*]] = mul i32 [[TMP14]], [[TMP13]]
; CHECK-NEXT: [[TMP16:%.*]] = mul i64 [[TMP14]], [[TMP15]] ; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP13]] to i64
; CHECK-NEXT: [[TMP17:%.*]] = trunc i64 [[TMP16]] to i32 ; CHECK-NEXT: [[TMP17:%.*]] = zext i32 [[TMP15]] to i64
; CHECK-NEXT: [[TMP18:%.*]] = lshr i64 [[TMP16]], 32 ; CHECK-NEXT: [[TMP18:%.*]] = mul i64 [[TMP16]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32
; CHECK-NEXT: [[TMP20:%.*]] = sub i32 0, [[TMP17]] ; CHECK-NEXT: [[TMP20:%.*]] = lshr i64 [[TMP18]], 32
; CHECK-NEXT: [[TMP21:%.*]] = icmp eq i32 [[TMP19]], 0 ; CHECK-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32
; CHECK-NEXT: [[TMP22:%.*]] = select i1 [[TMP21]], i32 [[TMP20]], i32 [[TMP17]] ; CHECK-NEXT: [[TMP22:%.*]] = add i32 [[TMP13]], [[TMP21]]
; CHECK-NEXT: [[TMP23:%.*]] = zext i32 [[TMP22]] to i64 ; CHECK-NEXT: [[TMP23:%.*]] = zext i32 [[TMP8]] to i64
; CHECK-NEXT: [[TMP24:%.*]] = zext i32 [[TMP13]] to i64 ; CHECK-NEXT: [[TMP24:%.*]] = zext i32 [[TMP22]] to i64
; CHECK-NEXT: [[TMP25:%.*]] = mul i64 [[TMP23]], [[TMP24]] ; CHECK-NEXT: [[TMP25:%.*]] = mul i64 [[TMP23]], [[TMP24]]
; CHECK-NEXT: [[TMP26:%.*]] = trunc i64 [[TMP25]] to i32 ; CHECK-NEXT: [[TMP26:%.*]] = trunc i64 [[TMP25]] to i32
; CHECK-NEXT: [[TMP27:%.*]] = lshr i64 [[TMP25]], 32 ; CHECK-NEXT: [[TMP27:%.*]] = lshr i64 [[TMP25]], 32
; CHECK-NEXT: [[TMP28:%.*]] = trunc i64 [[TMP27]] to i32 ; CHECK-NEXT: [[TMP28:%.*]] = trunc i64 [[TMP27]] to i32
; CHECK-NEXT: [[TMP29:%.*]] = add i32 [[TMP13]], [[TMP28]] ; CHECK-NEXT: [[TMP29:%.*]] = mul i32 [[TMP28]], [[TMP9]]
; CHECK-NEXT: [[TMP30:%.*]] = sub i32 [[TMP13]], [[TMP28]] ; CHECK-NEXT: [[TMP30:%.*]] = sub i32 [[TMP8]], [[TMP29]]
; CHECK-NEXT: [[TMP31:%.*]] = select i1 [[TMP21]], i32 [[TMP29]], i32 [[TMP30]] ; CHECK-NEXT: [[TMP31:%.*]] = icmp uge i32 [[TMP30]], [[TMP9]]
; CHECK-NEXT: [[TMP32:%.*]] = zext i32 [[TMP31]] to i64 ; CHECK-NEXT: [[TMP32:%.*]] = add i32 [[TMP28]], 1
; CHECK-NEXT: [[TMP33:%.*]] = zext i32 [[TMP8]] to i64 ; CHECK-NEXT: [[TMP33:%.*]] = select i1 [[TMP31]], i32 [[TMP32]], i32 [[TMP28]]
; CHECK-NEXT: [[TMP34:%.*]] = mul i64 [[TMP32]], [[TMP33]] ; CHECK-NEXT: [[TMP34:%.*]] = sub i32 [[TMP30]], [[TMP9]]
; CHECK-NEXT: [[TMP35:%.*]] = trunc i64 [[TMP34]] to i32 ; CHECK-NEXT: [[TMP35:%.*]] = select i1 [[TMP31]], i32 [[TMP34]], i32 [[TMP30]]
; CHECK-NEXT: [[TMP36:%.*]] = lshr i64 [[TMP34]], 32 ; CHECK-NEXT: [[TMP36:%.*]] = icmp uge i32 [[TMP35]], [[TMP9]]
; CHECK-NEXT: [[TMP37:%.*]] = trunc i64 [[TMP36]] to i32 ; CHECK-NEXT: [[TMP37:%.*]] = add i32 [[TMP33]], 1
; CHECK-NEXT: [[TMP38:%.*]] = mul i32 [[TMP37]], [[TMP9]] ; CHECK-NEXT: [[TMP38:%.*]] = select i1 [[TMP36]], i32 [[TMP37]], i32 [[TMP33]]
; CHECK-NEXT: [[TMP39:%.*]] = sub i32 [[TMP8]], [[TMP38]] ; CHECK-NEXT: [[TMP39:%.*]] = xor i32 [[TMP38]], [[TMP5]]
; CHECK-NEXT: [[TMP40:%.*]] = icmp uge i32 [[TMP39]], [[TMP9]] ; CHECK-NEXT: [[TMP40:%.*]] = sub i32 [[TMP39]], [[TMP5]]
; CHECK-NEXT: [[TMP41:%.*]] = icmp uge i32 [[TMP8]], [[TMP38]] ; CHECK-NEXT: [[TMP41:%.*]] = insertelement <4 x i32> undef, i32 [[TMP40]], i64 0
; CHECK-NEXT: [[TMP42:%.*]] = and i1 [[TMP40]], [[TMP41]] ; CHECK-NEXT: [[TMP42:%.*]] = extractelement <4 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP43:%.*]] = add i32 [[TMP37]], 1 ; CHECK-NEXT: [[TMP43:%.*]] = extractelement <4 x i32> [[Y]], i64 1
; CHECK-NEXT: [[TMP44:%.*]] = sub i32 [[TMP37]], 1 ; CHECK-NEXT: [[TMP44:%.*]] = ashr i32 [[TMP42]], 31
; CHECK-NEXT: [[TMP45:%.*]] = select i1 [[TMP42]], i32 [[TMP43]], i32 [[TMP37]] ; CHECK-NEXT: [[TMP45:%.*]] = ashr i32 [[TMP43]], 31
; CHECK-NEXT: [[TMP46:%.*]] = select i1 [[TMP41]], i32 [[TMP45]], i32 [[TMP44]] ; CHECK-NEXT: [[TMP46:%.*]] = xor i32 [[TMP44]], [[TMP45]]
; CHECK-NEXT: [[TMP47:%.*]] = xor i32 [[TMP46]], [[TMP5]] ; CHECK-NEXT: [[TMP47:%.*]] = add i32 [[TMP42]], [[TMP44]]
; CHECK-NEXT: [[TMP48:%.*]] = sub i32 [[TMP47]], [[TMP5]] ; CHECK-NEXT: [[TMP48:%.*]] = add i32 [[TMP43]], [[TMP45]]
; CHECK-NEXT: [[TMP49:%.*]] = insertelement <4 x i32> undef, i32 [[TMP48]], i64 0 ; CHECK-NEXT: [[TMP49:%.*]] = xor i32 [[TMP47]], [[TMP44]]
; CHECK-NEXT: [[TMP50:%.*]] = extractelement <4 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP50:%.*]] = xor i32 [[TMP48]], [[TMP45]]
; CHECK-NEXT: [[TMP51:%.*]] = extractelement <4 x i32> [[Y]], i64 1 ; CHECK-NEXT: [[TMP51:%.*]] = uitofp i32 [[TMP50]] to float
; CHECK-NEXT: [[TMP52:%.*]] = ashr i32 [[TMP50]], 31 ; CHECK-NEXT: [[TMP52:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP51]])
; CHECK-NEXT: [[TMP53:%.*]] = ashr i32 [[TMP51]], 31 ; CHECK-NEXT: [[TMP53:%.*]] = fmul fast float [[TMP52]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP54:%.*]] = xor i32 [[TMP52]], [[TMP53]] ; CHECK-NEXT: [[TMP54:%.*]] = fptoui float [[TMP53]] to i32
; CHECK-NEXT: [[TMP55:%.*]] = add i32 [[TMP50]], [[TMP52]] ; CHECK-NEXT: [[TMP55:%.*]] = sub i32 0, [[TMP50]]
; CHECK-NEXT: [[TMP56:%.*]] = add i32 [[TMP51]], [[TMP53]] ; CHECK-NEXT: [[TMP56:%.*]] = mul i32 [[TMP55]], [[TMP54]]
; CHECK-NEXT: [[TMP57:%.*]] = xor i32 [[TMP55]], [[TMP52]] ; CHECK-NEXT: [[TMP57:%.*]] = zext i32 [[TMP54]] to i64
; CHECK-NEXT: [[TMP58:%.*]] = xor i32 [[TMP56]], [[TMP53]] ; CHECK-NEXT: [[TMP58:%.*]] = zext i32 [[TMP56]] to i64
; CHECK-NEXT: [[TMP59:%.*]] = uitofp i32 [[TMP58]] to float ; CHECK-NEXT: [[TMP59:%.*]] = mul i64 [[TMP57]], [[TMP58]]
; CHECK-NEXT: [[TMP60:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP59]]) ; CHECK-NEXT: [[TMP60:%.*]] = trunc i64 [[TMP59]] to i32
; CHECK-NEXT: [[TMP61:%.*]] = fmul fast float [[TMP60]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP61:%.*]] = lshr i64 [[TMP59]], 32
; CHECK-NEXT: [[TMP62:%.*]] = fptoui float [[TMP61]] to i32 ; CHECK-NEXT: [[TMP62:%.*]] = trunc i64 [[TMP61]] to i32
; CHECK-NEXT: [[TMP63:%.*]] = zext i32 [[TMP62]] to i64 ; CHECK-NEXT: [[TMP63:%.*]] = add i32 [[TMP54]], [[TMP62]]
; CHECK-NEXT: [[TMP64:%.*]] = zext i32 [[TMP58]] to i64 ; CHECK-NEXT: [[TMP64:%.*]] = zext i32 [[TMP49]] to i64
; CHECK-NEXT: [[TMP65:%.*]] = mul i64 [[TMP63]], [[TMP64]] ; CHECK-NEXT: [[TMP65:%.*]] = zext i32 [[TMP63]] to i64
; CHECK-NEXT: [[TMP66:%.*]] = trunc i64 [[TMP65]] to i32 ; CHECK-NEXT: [[TMP66:%.*]] = mul i64 [[TMP64]], [[TMP65]]
; CHECK-NEXT: [[TMP67:%.*]] = lshr i64 [[TMP65]], 32 ; CHECK-NEXT: [[TMP67:%.*]] = trunc i64 [[TMP66]] to i32
; CHECK-NEXT: [[TMP68:%.*]] = trunc i64 [[TMP67]] to i32 ; CHECK-NEXT: [[TMP68:%.*]] = lshr i64 [[TMP66]], 32
; CHECK-NEXT: [[TMP69:%.*]] = sub i32 0, [[TMP66]] ; CHECK-NEXT: [[TMP69:%.*]] = trunc i64 [[TMP68]] to i32
; CHECK-NEXT: [[TMP70:%.*]] = icmp eq i32 [[TMP68]], 0 ; CHECK-NEXT: [[TMP70:%.*]] = mul i32 [[TMP69]], [[TMP50]]
; CHECK-NEXT: [[TMP71:%.*]] = select i1 [[TMP70]], i32 [[TMP69]], i32 [[TMP66]] ; CHECK-NEXT: [[TMP71:%.*]] = sub i32 [[TMP49]], [[TMP70]]
; CHECK-NEXT: [[TMP72:%.*]] = zext i32 [[TMP71]] to i64 ; CHECK-NEXT: [[TMP72:%.*]] = icmp uge i32 [[TMP71]], [[TMP50]]
; CHECK-NEXT: [[TMP73:%.*]] = zext i32 [[TMP62]] to i64 ; CHECK-NEXT: [[TMP73:%.*]] = add i32 [[TMP69]], 1
; CHECK-NEXT: [[TMP74:%.*]] = mul i64 [[TMP72]], [[TMP73]] ; CHECK-NEXT: [[TMP74:%.*]] = select i1 [[TMP72]], i32 [[TMP73]], i32 [[TMP69]]
; CHECK-NEXT: [[TMP75:%.*]] = trunc i64 [[TMP74]] to i32 ; CHECK-NEXT: [[TMP75:%.*]] = sub i32 [[TMP71]], [[TMP50]]
; CHECK-NEXT: [[TMP76:%.*]] = lshr i64 [[TMP74]], 32 ; CHECK-NEXT: [[TMP76:%.*]] = select i1 [[TMP72]], i32 [[TMP75]], i32 [[TMP71]]
; CHECK-NEXT: [[TMP77:%.*]] = trunc i64 [[TMP76]] to i32 ; CHECK-NEXT: [[TMP77:%.*]] = icmp uge i32 [[TMP76]], [[TMP50]]
; CHECK-NEXT: [[TMP78:%.*]] = add i32 [[TMP62]], [[TMP77]] ; CHECK-NEXT: [[TMP78:%.*]] = add i32 [[TMP74]], 1
; CHECK-NEXT: [[TMP79:%.*]] = sub i32 [[TMP62]], [[TMP77]] ; CHECK-NEXT: [[TMP79:%.*]] = select i1 [[TMP77]], i32 [[TMP78]], i32 [[TMP74]]
; CHECK-NEXT: [[TMP80:%.*]] = select i1 [[TMP70]], i32 [[TMP78]], i32 [[TMP79]] ; CHECK-NEXT: [[TMP80:%.*]] = xor i32 [[TMP79]], [[TMP46]]
; CHECK-NEXT: [[TMP81:%.*]] = zext i32 [[TMP80]] to i64 ; CHECK-NEXT: [[TMP81:%.*]] = sub i32 [[TMP80]], [[TMP46]]
; CHECK-NEXT: [[TMP82:%.*]] = zext i32 [[TMP57]] to i64 ; CHECK-NEXT: [[TMP82:%.*]] = insertelement <4 x i32> [[TMP41]], i32 [[TMP81]], i64 1
; CHECK-NEXT: [[TMP83:%.*]] = mul i64 [[TMP81]], [[TMP82]] ; CHECK-NEXT: [[TMP83:%.*]] = extractelement <4 x i32> [[X]], i64 2
; CHECK-NEXT: [[TMP84:%.*]] = trunc i64 [[TMP83]] to i32 ; CHECK-NEXT: [[TMP84:%.*]] = extractelement <4 x i32> [[Y]], i64 2
; CHECK-NEXT: [[TMP85:%.*]] = lshr i64 [[TMP83]], 32 ; CHECK-NEXT: [[TMP85:%.*]] = ashr i32 [[TMP83]], 31
; CHECK-NEXT: [[TMP86:%.*]] = trunc i64 [[TMP85]] to i32 ; CHECK-NEXT: [[TMP86:%.*]] = ashr i32 [[TMP84]], 31
; CHECK-NEXT: [[TMP87:%.*]] = mul i32 [[TMP86]], [[TMP58]] ; CHECK-NEXT: [[TMP87:%.*]] = xor i32 [[TMP85]], [[TMP86]]
; CHECK-NEXT: [[TMP88:%.*]] = sub i32 [[TMP57]], [[TMP87]] ; CHECK-NEXT: [[TMP88:%.*]] = add i32 [[TMP83]], [[TMP85]]
; CHECK-NEXT: [[TMP89:%.*]] = icmp uge i32 [[TMP88]], [[TMP58]] ; CHECK-NEXT: [[TMP89:%.*]] = add i32 [[TMP84]], [[TMP86]]
; CHECK-NEXT: [[TMP90:%.*]] = icmp uge i32 [[TMP57]], [[TMP87]] ; CHECK-NEXT: [[TMP90:%.*]] = xor i32 [[TMP88]], [[TMP85]]
; CHECK-NEXT: [[TMP91:%.*]] = and i1 [[TMP89]], [[TMP90]] ; CHECK-NEXT: [[TMP91:%.*]] = xor i32 [[TMP89]], [[TMP86]]
; CHECK-NEXT: [[TMP92:%.*]] = add i32 [[TMP86]], 1 ; CHECK-NEXT: [[TMP92:%.*]] = uitofp i32 [[TMP91]] to float
; CHECK-NEXT: [[TMP93:%.*]] = sub i32 [[TMP86]], 1 ; CHECK-NEXT: [[TMP93:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP92]])
; CHECK-NEXT: [[TMP94:%.*]] = select i1 [[TMP91]], i32 [[TMP92]], i32 [[TMP86]] ; CHECK-NEXT: [[TMP94:%.*]] = fmul fast float [[TMP93]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP95:%.*]] = select i1 [[TMP90]], i32 [[TMP94]], i32 [[TMP93]] ; CHECK-NEXT: [[TMP95:%.*]] = fptoui float [[TMP94]] to i32
; CHECK-NEXT: [[TMP96:%.*]] = xor i32 [[TMP95]], [[TMP54]] ; CHECK-NEXT: [[TMP96:%.*]] = sub i32 0, [[TMP91]]
; CHECK-NEXT: [[TMP97:%.*]] = sub i32 [[TMP96]], [[TMP54]] ; CHECK-NEXT: [[TMP97:%.*]] = mul i32 [[TMP96]], [[TMP95]]
; CHECK-NEXT: [[TMP98:%.*]] = insertelement <4 x i32> [[TMP49]], i32 [[TMP97]], i64 1 ; CHECK-NEXT: [[TMP98:%.*]] = zext i32 [[TMP95]] to i64
; CHECK-NEXT: [[TMP99:%.*]] = extractelement <4 x i32> [[X]], i64 2 ; CHECK-NEXT: [[TMP99:%.*]] = zext i32 [[TMP97]] to i64
; CHECK-NEXT: [[TMP100:%.*]] = extractelement <4 x i32> [[Y]], i64 2 ; CHECK-NEXT: [[TMP100:%.*]] = mul i64 [[TMP98]], [[TMP99]]
; CHECK-NEXT: [[TMP101:%.*]] = ashr i32 [[TMP99]], 31 ; CHECK-NEXT: [[TMP101:%.*]] = trunc i64 [[TMP100]] to i32
; CHECK-NEXT: [[TMP102:%.*]] = ashr i32 [[TMP100]], 31 ; CHECK-NEXT: [[TMP102:%.*]] = lshr i64 [[TMP100]], 32
; CHECK-NEXT: [[TMP103:%.*]] = xor i32 [[TMP101]], [[TMP102]] ; CHECK-NEXT: [[TMP103:%.*]] = trunc i64 [[TMP102]] to i32
; CHECK-NEXT: [[TMP104:%.*]] = add i32 [[TMP99]], [[TMP101]] ; CHECK-NEXT: [[TMP104:%.*]] = add i32 [[TMP95]], [[TMP103]]
; CHECK-NEXT: [[TMP105:%.*]] = add i32 [[TMP100]], [[TMP102]] ; CHECK-NEXT: [[TMP105:%.*]] = zext i32 [[TMP90]] to i64
; CHECK-NEXT: [[TMP106:%.*]] = xor i32 [[TMP104]], [[TMP101]] ; CHECK-NEXT: [[TMP106:%.*]] = zext i32 [[TMP104]] to i64
; CHECK-NEXT: [[TMP107:%.*]] = xor i32 [[TMP105]], [[TMP102]] ; CHECK-NEXT: [[TMP107:%.*]] = mul i64 [[TMP105]], [[TMP106]]
; CHECK-NEXT: [[TMP108:%.*]] = uitofp i32 [[TMP107]] to float ; CHECK-NEXT: [[TMP108:%.*]] = trunc i64 [[TMP107]] to i32
; CHECK-NEXT: [[TMP109:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP108]]) ; CHECK-NEXT: [[TMP109:%.*]] = lshr i64 [[TMP107]], 32
; CHECK-NEXT: [[TMP110:%.*]] = fmul fast float [[TMP109]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP110:%.*]] = trunc i64 [[TMP109]] to i32
; CHECK-NEXT: [[TMP111:%.*]] = fptoui float [[TMP110]] to i32 ; CHECK-NEXT: [[TMP111:%.*]] = mul i32 [[TMP110]], [[TMP91]]
; CHECK-NEXT: [[TMP112:%.*]] = zext i32 [[TMP111]] to i64 ; CHECK-NEXT: [[TMP112:%.*]] = sub i32 [[TMP90]], [[TMP111]]
; CHECK-NEXT: [[TMP113:%.*]] = zext i32 [[TMP107]] to i64 ; CHECK-NEXT: [[TMP113:%.*]] = icmp uge i32 [[TMP112]], [[TMP91]]
; CHECK-NEXT: [[TMP114:%.*]] = mul i64 [[TMP112]], [[TMP113]] ; CHECK-NEXT: [[TMP114:%.*]] = add i32 [[TMP110]], 1
; CHECK-NEXT: [[TMP115:%.*]] = trunc i64 [[TMP114]] to i32 ; CHECK-NEXT: [[TMP115:%.*]] = select i1 [[TMP113]], i32 [[TMP114]], i32 [[TMP110]]
; CHECK-NEXT: [[TMP116:%.*]] = lshr i64 [[TMP114]], 32 ; CHECK-NEXT: [[TMP116:%.*]] = sub i32 [[TMP112]], [[TMP91]]
; CHECK-NEXT: [[TMP117:%.*]] = trunc i64 [[TMP116]] to i32 ; CHECK-NEXT: [[TMP117:%.*]] = select i1 [[TMP113]], i32 [[TMP116]], i32 [[TMP112]]
; CHECK-NEXT: [[TMP118:%.*]] = sub i32 0, [[TMP115]] ; CHECK-NEXT: [[TMP118:%.*]] = icmp uge i32 [[TMP117]], [[TMP91]]
; CHECK-NEXT: [[TMP119:%.*]] = icmp eq i32 [[TMP117]], 0 ; CHECK-NEXT: [[TMP119:%.*]] = add i32 [[TMP115]], 1
; CHECK-NEXT: [[TMP120:%.*]] = select i1 [[TMP119]], i32 [[TMP118]], i32 [[TMP115]] ; CHECK-NEXT: [[TMP120:%.*]] = select i1 [[TMP118]], i32 [[TMP119]], i32 [[TMP115]]
; CHECK-NEXT: [[TMP121:%.*]] = zext i32 [[TMP120]] to i64 ; CHECK-NEXT: [[TMP121:%.*]] = xor i32 [[TMP120]], [[TMP87]]
; CHECK-NEXT: [[TMP122:%.*]] = zext i32 [[TMP111]] to i64 ; CHECK-NEXT: [[TMP122:%.*]] = sub i32 [[TMP121]], [[TMP87]]
; CHECK-NEXT: [[TMP123:%.*]] = mul i64 [[TMP121]], [[TMP122]] ; CHECK-NEXT: [[TMP123:%.*]] = insertelement <4 x i32> [[TMP82]], i32 [[TMP122]], i64 2
; CHECK-NEXT: [[TMP124:%.*]] = trunc i64 [[TMP123]] to i32 ; CHECK-NEXT: [[TMP124:%.*]] = extractelement <4 x i32> [[X]], i64 3
; CHECK-NEXT: [[TMP125:%.*]] = lshr i64 [[TMP123]], 32 ; CHECK-NEXT: [[TMP125:%.*]] = extractelement <4 x i32> [[Y]], i64 3
; CHECK-NEXT: [[TMP126:%.*]] = trunc i64 [[TMP125]] to i32 ; CHECK-NEXT: [[TMP126:%.*]] = ashr i32 [[TMP124]], 31
; CHECK-NEXT: [[TMP127:%.*]] = add i32 [[TMP111]], [[TMP126]] ; CHECK-NEXT: [[TMP127:%.*]] = ashr i32 [[TMP125]], 31
; CHECK-NEXT: [[TMP128:%.*]] = sub i32 [[TMP111]], [[TMP126]] ; CHECK-NEXT: [[TMP128:%.*]] = xor i32 [[TMP126]], [[TMP127]]
; CHECK-NEXT: [[TMP129:%.*]] = select i1 [[TMP119]], i32 [[TMP127]], i32 [[TMP128]] ; CHECK-NEXT: [[TMP129:%.*]] = add i32 [[TMP124]], [[TMP126]]
; CHECK-NEXT: [[TMP130:%.*]] = zext i32 [[TMP129]] to i64 ; CHECK-NEXT: [[TMP130:%.*]] = add i32 [[TMP125]], [[TMP127]]
; CHECK-NEXT: [[TMP131:%.*]] = zext i32 [[TMP106]] to i64 ; CHECK-NEXT: [[TMP131:%.*]] = xor i32 [[TMP129]], [[TMP126]]
; CHECK-NEXT: [[TMP132:%.*]] = mul i64 [[TMP130]], [[TMP131]] ; CHECK-NEXT: [[TMP132:%.*]] = xor i32 [[TMP130]], [[TMP127]]
; CHECK-NEXT: [[TMP133:%.*]] = trunc i64 [[TMP132]] to i32 ; CHECK-NEXT: [[TMP133:%.*]] = uitofp i32 [[TMP132]] to float
; CHECK-NEXT: [[TMP134:%.*]] = lshr i64 [[TMP132]], 32 ; CHECK-NEXT: [[TMP134:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP133]])
; CHECK-NEXT: [[TMP135:%.*]] = trunc i64 [[TMP134]] to i32 ; CHECK-NEXT: [[TMP135:%.*]] = fmul fast float [[TMP134]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP136:%.*]] = mul i32 [[TMP135]], [[TMP107]] ; CHECK-NEXT: [[TMP136:%.*]] = fptoui float [[TMP135]] to i32
; CHECK-NEXT: [[TMP137:%.*]] = sub i32 [[TMP106]], [[TMP136]] ; CHECK-NEXT: [[TMP137:%.*]] = sub i32 0, [[TMP132]]
; CHECK-NEXT: [[TMP138:%.*]] = icmp uge i32 [[TMP137]], [[TMP107]] ; CHECK-NEXT: [[TMP138:%.*]] = mul i32 [[TMP137]], [[TMP136]]
; CHECK-NEXT: [[TMP139:%.*]] = icmp uge i32 [[TMP106]], [[TMP136]] ; CHECK-NEXT: [[TMP139:%.*]] = zext i32 [[TMP136]] to i64
; CHECK-NEXT: [[TMP140:%.*]] = and i1 [[TMP138]], [[TMP139]] ; CHECK-NEXT: [[TMP140:%.*]] = zext i32 [[TMP138]] to i64
; CHECK-NEXT: [[TMP141:%.*]] = add i32 [[TMP135]], 1 ; CHECK-NEXT: [[TMP141:%.*]] = mul i64 [[TMP139]], [[TMP140]]
; CHECK-NEXT: [[TMP142:%.*]] = sub i32 [[TMP135]], 1 ; CHECK-NEXT: [[TMP142:%.*]] = trunc i64 [[TMP141]] to i32
; CHECK-NEXT: [[TMP143:%.*]] = select i1 [[TMP140]], i32 [[TMP141]], i32 [[TMP135]] ; CHECK-NEXT: [[TMP143:%.*]] = lshr i64 [[TMP141]], 32
; CHECK-NEXT: [[TMP144:%.*]] = select i1 [[TMP139]], i32 [[TMP143]], i32 [[TMP142]] ; CHECK-NEXT: [[TMP144:%.*]] = trunc i64 [[TMP143]] to i32
; CHECK-NEXT: [[TMP145:%.*]] = xor i32 [[TMP144]], [[TMP103]] ; CHECK-NEXT: [[TMP145:%.*]] = add i32 [[TMP136]], [[TMP144]]
; CHECK-NEXT: [[TMP146:%.*]] = sub i32 [[TMP145]], [[TMP103]] ; CHECK-NEXT: [[TMP146:%.*]] = zext i32 [[TMP131]] to i64
; CHECK-NEXT: [[TMP147:%.*]] = insertelement <4 x i32> [[TMP98]], i32 [[TMP146]], i64 2 ; CHECK-NEXT: [[TMP147:%.*]] = zext i32 [[TMP145]] to i64
; CHECK-NEXT: [[TMP148:%.*]] = extractelement <4 x i32> [[X]], i64 3 ; CHECK-NEXT: [[TMP148:%.*]] = mul i64 [[TMP146]], [[TMP147]]
; CHECK-NEXT: [[TMP149:%.*]] = extractelement <4 x i32> [[Y]], i64 3 ; CHECK-NEXT: [[TMP149:%.*]] = trunc i64 [[TMP148]] to i32
; CHECK-NEXT: [[TMP150:%.*]] = ashr i32 [[TMP148]], 31 ; CHECK-NEXT: [[TMP150:%.*]] = lshr i64 [[TMP148]], 32
; CHECK-NEXT: [[TMP151:%.*]] = ashr i32 [[TMP149]], 31 ; CHECK-NEXT: [[TMP151:%.*]] = trunc i64 [[TMP150]] to i32
; CHECK-NEXT: [[TMP152:%.*]] = xor i32 [[TMP150]], [[TMP151]] ; CHECK-NEXT: [[TMP152:%.*]] = mul i32 [[TMP151]], [[TMP132]]
; CHECK-NEXT: [[TMP153:%.*]] = add i32 [[TMP148]], [[TMP150]] ; CHECK-NEXT: [[TMP153:%.*]] = sub i32 [[TMP131]], [[TMP152]]
; CHECK-NEXT: [[TMP154:%.*]] = add i32 [[TMP149]], [[TMP151]] ; CHECK-NEXT: [[TMP154:%.*]] = icmp uge i32 [[TMP153]], [[TMP132]]
; CHECK-NEXT: [[TMP155:%.*]] = xor i32 [[TMP153]], [[TMP150]] ; CHECK-NEXT: [[TMP155:%.*]] = add i32 [[TMP151]], 1
; CHECK-NEXT: [[TMP156:%.*]] = xor i32 [[TMP154]], [[TMP151]] ; CHECK-NEXT: [[TMP156:%.*]] = select i1 [[TMP154]], i32 [[TMP155]], i32 [[TMP151]]
; CHECK-NEXT: [[TMP157:%.*]] = uitofp i32 [[TMP156]] to float ; CHECK-NEXT: [[TMP157:%.*]] = sub i32 [[TMP153]], [[TMP132]]
; CHECK-NEXT: [[TMP158:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP157]]) ; CHECK-NEXT: [[TMP158:%.*]] = select i1 [[TMP154]], i32 [[TMP157]], i32 [[TMP153]]
; CHECK-NEXT: [[TMP159:%.*]] = fmul fast float [[TMP158]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP159:%.*]] = icmp uge i32 [[TMP158]], [[TMP132]]
; CHECK-NEXT: [[TMP160:%.*]] = fptoui float [[TMP159]] to i32 ; CHECK-NEXT: [[TMP160:%.*]] = add i32 [[TMP156]], 1
; CHECK-NEXT: [[TMP161:%.*]] = zext i32 [[TMP160]] to i64 ; CHECK-NEXT: [[TMP161:%.*]] = select i1 [[TMP159]], i32 [[TMP160]], i32 [[TMP156]]
; CHECK-NEXT: [[TMP162:%.*]] = zext i32 [[TMP156]] to i64 ; CHECK-NEXT: [[TMP162:%.*]] = xor i32 [[TMP161]], [[TMP128]]
; CHECK-NEXT: [[TMP163:%.*]] = mul i64 [[TMP161]], [[TMP162]] ; CHECK-NEXT: [[TMP163:%.*]] = sub i32 [[TMP162]], [[TMP128]]
; CHECK-NEXT: [[TMP164:%.*]] = trunc i64 [[TMP163]] to i32 ; CHECK-NEXT: [[TMP164:%.*]] = insertelement <4 x i32> [[TMP123]], i32 [[TMP163]], i64 3
; CHECK-NEXT: [[TMP165:%.*]] = lshr i64 [[TMP163]], 32 ; CHECK-NEXT: store <4 x i32> [[TMP164]], <4 x i32> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: [[TMP166:%.*]] = trunc i64 [[TMP165]] to i32
; CHECK-NEXT: [[TMP167:%.*]] = sub i32 0, [[TMP164]]
; CHECK-NEXT: [[TMP168:%.*]] = icmp eq i32 [[TMP166]], 0
; CHECK-NEXT: [[TMP169:%.*]] = select i1 [[TMP168]], i32 [[TMP167]], i32 [[TMP164]]
; CHECK-NEXT: [[TMP170:%.*]] = zext i32 [[TMP169]] to i64
; CHECK-NEXT: [[TMP171:%.*]] = zext i32 [[TMP160]] to i64
; CHECK-NEXT: [[TMP172:%.*]] = mul i64 [[TMP170]], [[TMP171]]
; CHECK-NEXT: [[TMP173:%.*]] = trunc i64 [[TMP172]] to i32
; CHECK-NEXT: [[TMP174:%.*]] = lshr i64 [[TMP172]], 32
; CHECK-NEXT: [[TMP175:%.*]] = trunc i64 [[TMP174]] to i32
; CHECK-NEXT: [[TMP176:%.*]] = add i32 [[TMP160]], [[TMP175]]
; CHECK-NEXT: [[TMP177:%.*]] = sub i32 [[TMP160]], [[TMP175]]
; CHECK-NEXT: [[TMP178:%.*]] = select i1 [[TMP168]], i32 [[TMP176]], i32 [[TMP177]]
; CHECK-NEXT: [[TMP179:%.*]] = zext i32 [[TMP178]] to i64
; CHECK-NEXT: [[TMP180:%.*]] = zext i32 [[TMP155]] to i64
; CHECK-NEXT: [[TMP181:%.*]] = mul i64 [[TMP179]], [[TMP180]]
; CHECK-NEXT: [[TMP182:%.*]] = trunc i64 [[TMP181]] to i32
; CHECK-NEXT: [[TMP183:%.*]] = lshr i64 [[TMP181]], 32
; CHECK-NEXT: [[TMP184:%.*]] = trunc i64 [[TMP183]] to i32
; CHECK-NEXT: [[TMP185:%.*]] = mul i32 [[TMP184]], [[TMP156]]
; CHECK-NEXT: [[TMP186:%.*]] = sub i32 [[TMP155]], [[TMP185]]
; CHECK-NEXT: [[TMP187:%.*]] = icmp uge i32 [[TMP186]], [[TMP156]]
; CHECK-NEXT: [[TMP188:%.*]] = icmp uge i32 [[TMP155]], [[TMP185]]
; CHECK-NEXT: [[TMP189:%.*]] = and i1 [[TMP187]], [[TMP188]]
; CHECK-NEXT: [[TMP190:%.*]] = add i32 [[TMP184]], 1
; CHECK-NEXT: [[TMP191:%.*]] = sub i32 [[TMP184]], 1
; CHECK-NEXT: [[TMP192:%.*]] = select i1 [[TMP189]], i32 [[TMP190]], i32 [[TMP184]]
; CHECK-NEXT: [[TMP193:%.*]] = select i1 [[TMP188]], i32 [[TMP192]], i32 [[TMP191]]
; CHECK-NEXT: [[TMP194:%.*]] = xor i32 [[TMP193]], [[TMP152]]
; CHECK-NEXT: [[TMP195:%.*]] = sub i32 [[TMP194]], [[TMP152]]
; CHECK-NEXT: [[TMP196:%.*]] = insertelement <4 x i32> [[TMP147]], i32 [[TMP195]], i64 3
; CHECK-NEXT: store <4 x i32> [[TMP196]], <4 x i32> addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_v4i32: ; GCN-LABEL: sdiv_v4i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx8 s[12:19], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx8 s[4:11], s[0:1], 0xd
; GCN-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0x9 ; GCN-NEXT: s_mov_b32 s16, 0x4f7ffffe
; GCN-NEXT: s_mov_b32 s11, 0xf000 ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_mov_b32 s10, -1 ; GCN-NEXT: s_ashr_i32 s14, s8, 31
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_add_i32 s2, s8, s14
; GCN-NEXT: s_ashr_i32 s2, s16, 31 ; GCN-NEXT: s_xor_b32 s12, s2, s14
; GCN-NEXT: s_add_i32 s3, s16, s2 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s12
; GCN-NEXT: s_xor_b32 s5, s3, s2 ; GCN-NEXT: s_ashr_i32 s8, s9, 31
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s5 ; GCN-NEXT: s_add_i32 s2, s9, s8
; GCN-NEXT: s_mov_b32 s16, 0x4f800000 ; GCN-NEXT: s_xor_b32 s15, s2, s8
; GCN-NEXT: s_ashr_i32 s6, s17, 31
; GCN-NEXT: s_add_i32 s0, s17, s6
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: s_xor_b32 s17, s0, s6 ; GCN-NEXT: v_cvt_f32_u32_e32 v1, s15
; GCN-NEXT: v_cvt_f32_u32_e32 v3, s17 ; GCN-NEXT: s_sub_i32 s3, 0, s12
; GCN-NEXT: s_ashr_i32 s3, s12, 31 ; GCN-NEXT: s_ashr_i32 s9, s4, 31
; GCN-NEXT: v_mul_f32_e32 v0, s16, v0 ; GCN-NEXT: v_mul_f32_e32 v0, s16, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: s_add_i32 s4, s12, s3 ; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GCN-NEXT: s_xor_b32 s4, s4, s3 ; GCN-NEXT: s_add_i32 s2, s4, s9
; GCN-NEXT: s_xor_b32 s7, s3, s2 ; GCN-NEXT: s_xor_b32 s2, s2, s9
; GCN-NEXT: v_mul_lo_u32 v1, v0, s5 ; GCN-NEXT: v_mul_lo_u32 v2, s3, v0
; GCN-NEXT: v_mul_hi_u32 v2, v0, s5 ; GCN-NEXT: v_mul_f32_e32 v1, s16, v1
; GCN-NEXT: s_ashr_i32 s12, s13, 31
; GCN-NEXT: s_add_i32 s13, s13, s12
; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v1
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v4, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v1, v1, v0
; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v3
; GCN-NEXT: s_xor_b32 s13, s13, s12
; GCN-NEXT: v_add_i32_e32 v3, vcc, v1, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v3, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v0, v0, s4
; GCN-NEXT: v_mul_f32_e32 v1, s16, v2
; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1
; GCN-NEXT: v_mul_lo_u32 v2, v0, s5 ; GCN-NEXT: s_sub_i32 s3, 0, s15
; GCN-NEXT: v_add_i32_e32 v3, vcc, -1, v0 ; GCN-NEXT: v_mul_hi_u32 v2, v0, v2
; GCN-NEXT: v_mul_hi_u32 v5, v1, s17 ; GCN-NEXT: s_ashr_i32 s4, s5, 31
; GCN-NEXT: v_sub_i32_e32 v4, vcc, s4, v2 ; GCN-NEXT: v_mul_lo_u32 v3, s3, v1
; GCN-NEXT: v_cmp_le_u32_e64 s[2:3], s5, v4 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v2, v0
; GCN-NEXT: v_mul_lo_u32 v4, v1, s17 ; GCN-NEXT: v_mul_hi_u32 v0, s2, v0
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], s4, v2 ; GCN-NEXT: v_mul_hi_u32 v2, v1, v3
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v5 ; GCN-NEXT: v_mul_lo_u32 v3, v0, s12
; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v0 ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v0
; GCN-NEXT: v_sub_i32_e32 v6, vcc, 0, v4 ; GCN-NEXT: v_sub_i32_e32 v3, vcc, s2, v3
; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v6, s[4:5] ; GCN-NEXT: v_cmp_le_u32_e64 s[2:3], s12, v3
; GCN-NEXT: v_mul_hi_u32 v4, v4, v1 ; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v4, s[2:3]
; GCN-NEXT: v_add_i32_e32 v5, vcc, v4, v1 ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s12, v3
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v4, v1 ; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v4, s[2:3]
; GCN-NEXT: s_and_b64 vcc, s[2:3], s[0:1] ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v0
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v5, s[4:5] ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s12, v3
; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc ; GCN-NEXT: s_add_i32 s2, s5, s4
; GCN-NEXT: s_ashr_i32 s5, s18, 31 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; GCN-NEXT: v_cndmask_b32_e64 v0, v3, v0, s[0:1] ; GCN-NEXT: s_xor_b32 s2, s2, s4
; GCN-NEXT: s_add_i32 s0, s18, s5 ; GCN-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; GCN-NEXT: s_xor_b32 s4, s12, s6 ; GCN-NEXT: v_mul_hi_u32 v1, s2, v1
; GCN-NEXT: s_xor_b32 s12, s0, s5 ; GCN-NEXT: s_load_dwordx2 s[12:13], s[0:1], 0x9
; GCN-NEXT: v_cvt_f32_u32_e32 v4, s12 ; GCN-NEXT: s_xor_b32 s0, s9, s14
; GCN-NEXT: v_mul_hi_u32 v1, v1, s13 ; GCN-NEXT: v_xor_b32_e32 v0, s0, v0
; GCN-NEXT: v_xor_b32_e32 v0, s7, v0 ; GCN-NEXT: v_mul_lo_u32 v2, v1, s15
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s7, v0 ; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s0, v0
; GCN-NEXT: v_rcp_iflag_f32_e32 v4, v4 ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v1
; GCN-NEXT: v_mul_lo_u32 v2, v1, s17 ; GCN-NEXT: s_ashr_i32 s3, s6, 31
; GCN-NEXT: s_ashr_i32 s6, s19, 31 ; GCN-NEXT: v_sub_i32_e32 v2, vcc, s2, v2
; GCN-NEXT: v_mul_f32_e32 v4, s16, v4 ; GCN-NEXT: s_ashr_i32 s2, s10, 31
; GCN-NEXT: v_sub_i32_e32 v3, vcc, s13, v2 ; GCN-NEXT: s_add_i32 s0, s10, s2
; GCN-NEXT: v_cvt_u32_f32_e32 v4, v4 ; GCN-NEXT: s_xor_b32 s5, s0, s2
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s17, v3 ; GCN-NEXT: v_cvt_f32_u32_e32 v3, s5
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s13, v2 ; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s15, v2
; GCN-NEXT: v_add_i32_e32 v3, vcc, -1, v1 ; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v4, s[0:1]
; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v1 ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s15, v2
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_rcp_iflag_f32_e32 v3, v3
; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc ; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v4, s[0:1]
; GCN-NEXT: v_cndmask_b32_e64 v1, v3, v1, s[2:3] ; GCN-NEXT: s_sub_i32 s0, 0, s5
; GCN-NEXT: v_mul_lo_u32 v2, v4, s12 ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v1
; GCN-NEXT: v_mul_hi_u32 v3, v4, s12 ; GCN-NEXT: v_mul_f32_e32 v3, s16, v3
; GCN-NEXT: s_ashr_i32 s2, s14, 31 ; GCN-NEXT: v_cvt_u32_f32_e32 v3, v3
; GCN-NEXT: s_add_i32 s3, s14, s2 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s15, v2
; GCN-NEXT: v_sub_i32_e32 v5, vcc, 0, v2 ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v4, vcc
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v3 ; GCN-NEXT: s_xor_b32 s1, s4, s8
; GCN-NEXT: v_mul_lo_u32 v5, s0, v3
; GCN-NEXT: s_add_i32 s0, s6, s3
; GCN-NEXT: s_xor_b32 s0, s0, s3
; GCN-NEXT: s_ashr_i32 s4, s11, 31
; GCN-NEXT: v_mul_hi_u32 v2, v3, v5
; GCN-NEXT: v_xor_b32_e32 v1, s1, v1
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s1, v1
; GCN-NEXT: s_xor_b32 s2, s3, s2
; GCN-NEXT: v_add_i32_e32 v2, vcc, v2, v3
; GCN-NEXT: v_mul_hi_u32 v2, s0, v2
; GCN-NEXT: s_mov_b32 s15, 0xf000
; GCN-NEXT: s_mov_b32 s14, -1
; GCN-NEXT: v_mul_lo_u32 v3, v2, s5
; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v2
; GCN-NEXT: v_sub_i32_e32 v3, vcc, s0, v3
; GCN-NEXT: s_add_i32 s0, s11, s4
; GCN-NEXT: s_xor_b32 s6, s0, s4
; GCN-NEXT: v_cvt_f32_u32_e32 v4, s6
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s5, v3
; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v5, s[0:1] ; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v5, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v2, v2, v4 ; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s5, v3
; GCN-NEXT: s_xor_b32 s3, s3, s2
; GCN-NEXT: v_xor_b32_e32 v1, s4, v1
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s4, v1
; GCN-NEXT: v_add_i32_e32 v3, vcc, v2, v4
; GCN-NEXT: v_subrev_i32_e32 v2, vcc, v2, v4
; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v3, s[0:1]
; GCN-NEXT: s_add_i32 s0, s19, s6
; GCN-NEXT: s_xor_b32 s14, s0, s6
; GCN-NEXT: v_cvt_f32_u32_e32 v4, s14
; GCN-NEXT: v_mul_hi_u32 v2, v2, s3
; GCN-NEXT: s_xor_b32 s7, s2, s5
; GCN-NEXT: v_rcp_iflag_f32_e32 v4, v4 ; GCN-NEXT: v_rcp_iflag_f32_e32 v4, v4
; GCN-NEXT: v_mul_lo_u32 v3, v2, s12 ; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[0:1]
; GCN-NEXT: s_sub_i32 s0, 0, s6
; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v2
; GCN-NEXT: v_mul_f32_e32 v4, s16, v4 ; GCN-NEXT: v_mul_f32_e32 v4, s16, v4
; GCN-NEXT: v_cvt_u32_f32_e32 v4, v4 ; GCN-NEXT: v_cvt_u32_f32_e32 v4, v4
; GCN-NEXT: v_sub_i32_e32 v5, vcc, s3, v3 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s5, v3
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s12, v5 ; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; GCN-NEXT: s_ashr_i32 s12, s15, 31 ; GCN-NEXT: v_xor_b32_e32 v2, s2, v2
; GCN-NEXT: v_mul_lo_u32 v6, v4, s14 ; GCN-NEXT: v_mul_lo_u32 v6, s0, v4
; GCN-NEXT: v_mul_hi_u32 v7, v4, s14 ; GCN-NEXT: s_ashr_i32 s0, s7, 31
; GCN-NEXT: s_add_i32 s13, s15, s12 ; GCN-NEXT: s_add_i32 s1, s7, s0
; GCN-NEXT: s_xor_b32 s13, s13, s12 ; GCN-NEXT: s_xor_b32 s1, s1, s0
; GCN-NEXT: v_sub_i32_e32 v8, vcc, 0, v6 ; GCN-NEXT: v_mul_hi_u32 v3, v4, v6
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v7 ; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s2, v2
; GCN-NEXT: v_cndmask_b32_e64 v6, v6, v8, s[4:5] ; GCN-NEXT: s_xor_b32 s2, s0, s4
; GCN-NEXT: v_mul_hi_u32 v6, v6, v4 ; GCN-NEXT: v_add_i32_e32 v3, vcc, v3, v4
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s3, v3 ; GCN-NEXT: v_mul_hi_u32 v3, s1, v3
; GCN-NEXT: v_add_i32_e32 v5, vcc, -1, v2 ; GCN-NEXT: v_mul_lo_u32 v4, v3, s6
; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v2 ; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v3
; GCN-NEXT: v_add_i32_e32 v7, vcc, v6, v4 ; GCN-NEXT: v_sub_i32_e32 v4, vcc, s1, v4
; GCN-NEXT: v_subrev_i32_e32 v4, vcc, v6, v4 ; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s6, v4
; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v7, s[4:5] ; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v4, v4, s13 ; GCN-NEXT: v_subrev_i32_e32 v5, vcc, s6, v4
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v5, s[0:1]
; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v3, vcc ; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v3
; GCN-NEXT: v_cndmask_b32_e64 v2, v5, v2, s[2:3] ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s6, v4
; GCN-NEXT: v_mul_lo_u32 v3, v4, s14 ; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GCN-NEXT: v_xor_b32_e32 v2, s7, v2 ; GCN-NEXT: v_xor_b32_e32 v3, s2, v3
; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s7, v2 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s2, v3
; GCN-NEXT: s_xor_b32 s4, s12, s6 ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: v_sub_i32_e32 v5, vcc, s13, v3 ; GCN-NEXT: buffer_store_dwordx4 v[0:3], off, s[12:15], 0
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s14, v5
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s13, v3
; GCN-NEXT: v_add_i32_e32 v5, vcc, -1, v4
; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v4
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3]
; GCN-NEXT: v_cndmask_b32_e32 v3, v4, v3, vcc
; GCN-NEXT: v_cndmask_b32_e64 v3, v5, v3, s[2:3]
; GCN-NEXT: v_xor_b32_e32 v3, s4, v3
; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s4, v3
; GCN-NEXT: buffer_store_dwordx4 v[0:3], off, s[8:11], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = sdiv <4 x i32> %x, %y %r = sdiv <4 x i32> %x, %y
store <4 x i32> %r, <4 x i32> addrspace(1)* %out store <4 x i32> %r, <4 x i32> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @srem_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> %x, <4 x i32> %y) { define amdgpu_kernel void @srem_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> %x, <4 x i32> %y) {
; CHECK-LABEL: @srem_v4i32( ; CHECK-LABEL: @srem_v4i32(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <4 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <4 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <4 x i32> [[Y:%.*]], i64 0 ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <4 x i32> [[Y:%.*]], i64 0
; CHECK-NEXT: [[TMP3:%.*]] = ashr i32 [[TMP1]], 31 ; CHECK-NEXT: [[TMP3:%.*]] = ashr i32 [[TMP1]], 31
; CHECK-NEXT: [[TMP4:%.*]] = ashr i32 [[TMP2]], 31 ; CHECK-NEXT: [[TMP4:%.*]] = ashr i32 [[TMP2]], 31
; CHECK-NEXT: [[TMP5:%.*]] = add i32 [[TMP1]], [[TMP3]] ; CHECK-NEXT: [[TMP5:%.*]] = add i32 [[TMP1]], [[TMP3]]
; CHECK-NEXT: [[TMP6:%.*]] = add i32 [[TMP2]], [[TMP4]] ; CHECK-NEXT: [[TMP6:%.*]] = add i32 [[TMP2]], [[TMP4]]
; CHECK-NEXT: [[TMP7:%.*]] = xor i32 [[TMP5]], [[TMP3]] ; CHECK-NEXT: [[TMP7:%.*]] = xor i32 [[TMP5]], [[TMP3]]
; CHECK-NEXT: [[TMP8:%.*]] = xor i32 [[TMP6]], [[TMP4]] ; CHECK-NEXT: [[TMP8:%.*]] = xor i32 [[TMP6]], [[TMP4]]
; CHECK-NEXT: [[TMP9:%.*]] = uitofp i32 [[TMP8]] to float ; CHECK-NEXT: [[TMP9:%.*]] = uitofp i32 [[TMP8]] to float
; CHECK-NEXT: [[TMP10:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP9]]) ; CHECK-NEXT: [[TMP10:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP9]])
; CHECK-NEXT: [[TMP11:%.*]] = fmul fast float [[TMP10]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP11:%.*]] = fmul fast float [[TMP10]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP12:%.*]] = fptoui float [[TMP11]] to i32 ; CHECK-NEXT: [[TMP12:%.*]] = fptoui float [[TMP11]] to i32
; CHECK-NEXT: [[TMP13:%.*]] = zext i32 [[TMP12]] to i64 ; CHECK-NEXT: [[TMP13:%.*]] = sub i32 0, [[TMP8]]
; CHECK-NEXT: [[TMP14:%.*]] = zext i32 [[TMP8]] to i64 ; CHECK-NEXT: [[TMP14:%.*]] = mul i32 [[TMP13]], [[TMP12]]
; CHECK-NEXT: [[TMP15:%.*]] = mul i64 [[TMP13]], [[TMP14]] ; CHECK-NEXT: [[TMP15:%.*]] = zext i32 [[TMP12]] to i64
; CHECK-NEXT: [[TMP16:%.*]] = trunc i64 [[TMP15]] to i32 ; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP14]] to i64
; CHECK-NEXT: [[TMP17:%.*]] = lshr i64 [[TMP15]], 32 ; CHECK-NEXT: [[TMP17:%.*]] = mul i64 [[TMP15]], [[TMP16]]
; CHECK-NEXT: [[TMP18:%.*]] = trunc i64 [[TMP17]] to i32 ; CHECK-NEXT: [[TMP18:%.*]] = trunc i64 [[TMP17]] to i32
; CHECK-NEXT: [[TMP19:%.*]] = sub i32 0, [[TMP16]] ; CHECK-NEXT: [[TMP19:%.*]] = lshr i64 [[TMP17]], 32
; CHECK-NEXT: [[TMP20:%.*]] = icmp eq i32 [[TMP18]], 0 ; CHECK-NEXT: [[TMP20:%.*]] = trunc i64 [[TMP19]] to i32
; CHECK-NEXT: [[TMP21:%.*]] = select i1 [[TMP20]], i32 [[TMP19]], i32 [[TMP16]] ; CHECK-NEXT: [[TMP21:%.*]] = add i32 [[TMP12]], [[TMP20]]
; CHECK-NEXT: [[TMP22:%.*]] = zext i32 [[TMP21]] to i64 ; CHECK-NEXT: [[TMP22:%.*]] = zext i32 [[TMP7]] to i64
; CHECK-NEXT: [[TMP23:%.*]] = zext i32 [[TMP12]] to i64 ; CHECK-NEXT: [[TMP23:%.*]] = zext i32 [[TMP21]] to i64
; CHECK-NEXT: [[TMP24:%.*]] = mul i64 [[TMP22]], [[TMP23]] ; CHECK-NEXT: [[TMP24:%.*]] = mul i64 [[TMP22]], [[TMP23]]
; CHECK-NEXT: [[TMP25:%.*]] = trunc i64 [[TMP24]] to i32 ; CHECK-NEXT: [[TMP25:%.*]] = trunc i64 [[TMP24]] to i32
; CHECK-NEXT: [[TMP26:%.*]] = lshr i64 [[TMP24]], 32 ; CHECK-NEXT: [[TMP26:%.*]] = lshr i64 [[TMP24]], 32
; CHECK-NEXT: [[TMP27:%.*]] = trunc i64 [[TMP26]] to i32 ; CHECK-NEXT: [[TMP27:%.*]] = trunc i64 [[TMP26]] to i32
; CHECK-NEXT: [[TMP28:%.*]] = add i32 [[TMP12]], [[TMP27]] ; CHECK-NEXT: [[TMP28:%.*]] = mul i32 [[TMP27]], [[TMP8]]
; CHECK-NEXT: [[TMP29:%.*]] = sub i32 [[TMP12]], [[TMP27]] ; CHECK-NEXT: [[TMP29:%.*]] = sub i32 [[TMP7]], [[TMP28]]
; CHECK-NEXT: [[TMP30:%.*]] = select i1 [[TMP20]], i32 [[TMP28]], i32 [[TMP29]] ; CHECK-NEXT: [[TMP30:%.*]] = icmp uge i32 [[TMP29]], [[TMP8]]
; CHECK-NEXT: [[TMP31:%.*]] = zext i32 [[TMP30]] to i64 ; CHECK-NEXT: [[TMP31:%.*]] = sub i32 [[TMP29]], [[TMP8]]
; CHECK-NEXT: [[TMP32:%.*]] = zext i32 [[TMP7]] to i64 ; CHECK-NEXT: [[TMP32:%.*]] = select i1 [[TMP30]], i32 [[TMP31]], i32 [[TMP29]]
; CHECK-NEXT: [[TMP33:%.*]] = mul i64 [[TMP31]], [[TMP32]] ; CHECK-NEXT: [[TMP33:%.*]] = icmp uge i32 [[TMP32]], [[TMP8]]
; CHECK-NEXT: [[TMP34:%.*]] = trunc i64 [[TMP33]] to i32 ; CHECK-NEXT: [[TMP34:%.*]] = sub i32 [[TMP32]], [[TMP8]]
; CHECK-NEXT: [[TMP35:%.*]] = lshr i64 [[TMP33]], 32 ; CHECK-NEXT: [[TMP35:%.*]] = select i1 [[TMP33]], i32 [[TMP34]], i32 [[TMP32]]
; CHECK-NEXT: [[TMP36:%.*]] = trunc i64 [[TMP35]] to i32 ; CHECK-NEXT: [[TMP36:%.*]] = xor i32 [[TMP35]], [[TMP3]]
; CHECK-NEXT: [[TMP37:%.*]] = mul i32 [[TMP36]], [[TMP8]] ; CHECK-NEXT: [[TMP37:%.*]] = sub i32 [[TMP36]], [[TMP3]]
; CHECK-NEXT: [[TMP38:%.*]] = sub i32 [[TMP7]], [[TMP37]] ; CHECK-NEXT: [[TMP38:%.*]] = insertelement <4 x i32> undef, i32 [[TMP37]], i64 0
; CHECK-NEXT: [[TMP39:%.*]] = icmp uge i32 [[TMP38]], [[TMP8]] ; CHECK-NEXT: [[TMP39:%.*]] = extractelement <4 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP40:%.*]] = icmp uge i32 [[TMP7]], [[TMP37]] ; CHECK-NEXT: [[TMP40:%.*]] = extractelement <4 x i32> [[Y]], i64 1
; CHECK-NEXT: [[TMP41:%.*]] = and i1 [[TMP39]], [[TMP40]] ; CHECK-NEXT: [[TMP41:%.*]] = ashr i32 [[TMP39]], 31
; CHECK-NEXT: [[TMP42:%.*]] = sub i32 [[TMP38]], [[TMP8]] ; CHECK-NEXT: [[TMP42:%.*]] = ashr i32 [[TMP40]], 31
; CHECK-NEXT: [[TMP43:%.*]] = add i32 [[TMP38]], [[TMP8]] ; CHECK-NEXT: [[TMP43:%.*]] = add i32 [[TMP39]], [[TMP41]]
; CHECK-NEXT: [[TMP44:%.*]] = select i1 [[TMP41]], i32 [[TMP42]], i32 [[TMP38]] ; CHECK-NEXT: [[TMP44:%.*]] = add i32 [[TMP40]], [[TMP42]]
; CHECK-NEXT: [[TMP45:%.*]] = select i1 [[TMP40]], i32 [[TMP44]], i32 [[TMP43]] ; CHECK-NEXT: [[TMP45:%.*]] = xor i32 [[TMP43]], [[TMP41]]
; CHECK-NEXT: [[TMP46:%.*]] = xor i32 [[TMP45]], [[TMP3]] ; CHECK-NEXT: [[TMP46:%.*]] = xor i32 [[TMP44]], [[TMP42]]
; CHECK-NEXT: [[TMP47:%.*]] = sub i32 [[TMP46]], [[TMP3]] ; CHECK-NEXT: [[TMP47:%.*]] = uitofp i32 [[TMP46]] to float
; CHECK-NEXT: [[TMP48:%.*]] = insertelement <4 x i32> undef, i32 [[TMP47]], i64 0 ; CHECK-NEXT: [[TMP48:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP47]])
; CHECK-NEXT: [[TMP49:%.*]] = extractelement <4 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP49:%.*]] = fmul fast float [[TMP48]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP50:%.*]] = extractelement <4 x i32> [[Y]], i64 1 ; CHECK-NEXT: [[TMP50:%.*]] = fptoui float [[TMP49]] to i32
; CHECK-NEXT: [[TMP51:%.*]] = ashr i32 [[TMP49]], 31 ; CHECK-NEXT: [[TMP51:%.*]] = sub i32 0, [[TMP46]]
; CHECK-NEXT: [[TMP52:%.*]] = ashr i32 [[TMP50]], 31 ; CHECK-NEXT: [[TMP52:%.*]] = mul i32 [[TMP51]], [[TMP50]]
; CHECK-NEXT: [[TMP53:%.*]] = add i32 [[TMP49]], [[TMP51]] ; CHECK-NEXT: [[TMP53:%.*]] = zext i32 [[TMP50]] to i64
; CHECK-NEXT: [[TMP54:%.*]] = add i32 [[TMP50]], [[TMP52]] ; CHECK-NEXT: [[TMP54:%.*]] = zext i32 [[TMP52]] to i64
; CHECK-NEXT: [[TMP55:%.*]] = xor i32 [[TMP53]], [[TMP51]] ; CHECK-NEXT: [[TMP55:%.*]] = mul i64 [[TMP53]], [[TMP54]]
; CHECK-NEXT: [[TMP56:%.*]] = xor i32 [[TMP54]], [[TMP52]] ; CHECK-NEXT: [[TMP56:%.*]] = trunc i64 [[TMP55]] to i32
; CHECK-NEXT: [[TMP57:%.*]] = uitofp i32 [[TMP56]] to float ; CHECK-NEXT: [[TMP57:%.*]] = lshr i64 [[TMP55]], 32
; CHECK-NEXT: [[TMP58:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP57]]) ; CHECK-NEXT: [[TMP58:%.*]] = trunc i64 [[TMP57]] to i32
; CHECK-NEXT: [[TMP59:%.*]] = fmul fast float [[TMP58]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP59:%.*]] = add i32 [[TMP50]], [[TMP58]]
; CHECK-NEXT: [[TMP60:%.*]] = fptoui float [[TMP59]] to i32 ; CHECK-NEXT: [[TMP60:%.*]] = zext i32 [[TMP45]] to i64
; CHECK-NEXT: [[TMP61:%.*]] = zext i32 [[TMP60]] to i64 ; CHECK-NEXT: [[TMP61:%.*]] = zext i32 [[TMP59]] to i64
; CHECK-NEXT: [[TMP62:%.*]] = zext i32 [[TMP56]] to i64 ; CHECK-NEXT: [[TMP62:%.*]] = mul i64 [[TMP60]], [[TMP61]]
; CHECK-NEXT: [[TMP63:%.*]] = mul i64 [[TMP61]], [[TMP62]] ; CHECK-NEXT: [[TMP63:%.*]] = trunc i64 [[TMP62]] to i32
; CHECK-NEXT: [[TMP64:%.*]] = trunc i64 [[TMP63]] to i32 ; CHECK-NEXT: [[TMP64:%.*]] = lshr i64 [[TMP62]], 32
; CHECK-NEXT: [[TMP65:%.*]] = lshr i64 [[TMP63]], 32 ; CHECK-NEXT: [[TMP65:%.*]] = trunc i64 [[TMP64]] to i32
; CHECK-NEXT: [[TMP66:%.*]] = trunc i64 [[TMP65]] to i32 ; CHECK-NEXT: [[TMP66:%.*]] = mul i32 [[TMP65]], [[TMP46]]
; CHECK-NEXT: [[TMP67:%.*]] = sub i32 0, [[TMP64]] ; CHECK-NEXT: [[TMP67:%.*]] = sub i32 [[TMP45]], [[TMP66]]
; CHECK-NEXT: [[TMP68:%.*]] = icmp eq i32 [[TMP66]], 0 ; CHECK-NEXT: [[TMP68:%.*]] = icmp uge i32 [[TMP67]], [[TMP46]]
; CHECK-NEXT: [[TMP69:%.*]] = select i1 [[TMP68]], i32 [[TMP67]], i32 [[TMP64]] ; CHECK-NEXT: [[TMP69:%.*]] = sub i32 [[TMP67]], [[TMP46]]
; CHECK-NEXT: [[TMP70:%.*]] = zext i32 [[TMP69]] to i64 ; CHECK-NEXT: [[TMP70:%.*]] = select i1 [[TMP68]], i32 [[TMP69]], i32 [[TMP67]]
; CHECK-NEXT: [[TMP71:%.*]] = zext i32 [[TMP60]] to i64 ; CHECK-NEXT: [[TMP71:%.*]] = icmp uge i32 [[TMP70]], [[TMP46]]
; CHECK-NEXT: [[TMP72:%.*]] = mul i64 [[TMP70]], [[TMP71]] ; CHECK-NEXT: [[TMP72:%.*]] = sub i32 [[TMP70]], [[TMP46]]
; CHECK-NEXT: [[TMP73:%.*]] = trunc i64 [[TMP72]] to i32 ; CHECK-NEXT: [[TMP73:%.*]] = select i1 [[TMP71]], i32 [[TMP72]], i32 [[TMP70]]
; CHECK-NEXT: [[TMP74:%.*]] = lshr i64 [[TMP72]], 32 ; CHECK-NEXT: [[TMP74:%.*]] = xor i32 [[TMP73]], [[TMP41]]
; CHECK-NEXT: [[TMP75:%.*]] = trunc i64 [[TMP74]] to i32 ; CHECK-NEXT: [[TMP75:%.*]] = sub i32 [[TMP74]], [[TMP41]]
; CHECK-NEXT: [[TMP76:%.*]] = add i32 [[TMP60]], [[TMP75]] ; CHECK-NEXT: [[TMP76:%.*]] = insertelement <4 x i32> [[TMP38]], i32 [[TMP75]], i64 1
; CHECK-NEXT: [[TMP77:%.*]] = sub i32 [[TMP60]], [[TMP75]] ; CHECK-NEXT: [[TMP77:%.*]] = extractelement <4 x i32> [[X]], i64 2
; CHECK-NEXT: [[TMP78:%.*]] = select i1 [[TMP68]], i32 [[TMP76]], i32 [[TMP77]] ; CHECK-NEXT: [[TMP78:%.*]] = extractelement <4 x i32> [[Y]], i64 2
; CHECK-NEXT: [[TMP79:%.*]] = zext i32 [[TMP78]] to i64 ; CHECK-NEXT: [[TMP79:%.*]] = ashr i32 [[TMP77]], 31
; CHECK-NEXT: [[TMP80:%.*]] = zext i32 [[TMP55]] to i64 ; CHECK-NEXT: [[TMP80:%.*]] = ashr i32 [[TMP78]], 31
; CHECK-NEXT: [[TMP81:%.*]] = mul i64 [[TMP79]], [[TMP80]] ; CHECK-NEXT: [[TMP81:%.*]] = add i32 [[TMP77]], [[TMP79]]
; CHECK-NEXT: [[TMP82:%.*]] = trunc i64 [[TMP81]] to i32 ; CHECK-NEXT: [[TMP82:%.*]] = add i32 [[TMP78]], [[TMP80]]
; CHECK-NEXT: [[TMP83:%.*]] = lshr i64 [[TMP81]], 32 ; CHECK-NEXT: [[TMP83:%.*]] = xor i32 [[TMP81]], [[TMP79]]
; CHECK-NEXT: [[TMP84:%.*]] = trunc i64 [[TMP83]] to i32 ; CHECK-NEXT: [[TMP84:%.*]] = xor i32 [[TMP82]], [[TMP80]]
; CHECK-NEXT: [[TMP85:%.*]] = mul i32 [[TMP84]], [[TMP56]] ; CHECK-NEXT: [[TMP85:%.*]] = uitofp i32 [[TMP84]] to float
; CHECK-NEXT: [[TMP86:%.*]] = sub i32 [[TMP55]], [[TMP85]] ; CHECK-NEXT: [[TMP86:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP85]])
; CHECK-NEXT: [[TMP87:%.*]] = icmp uge i32 [[TMP86]], [[TMP56]] ; CHECK-NEXT: [[TMP87:%.*]] = fmul fast float [[TMP86]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP88:%.*]] = icmp uge i32 [[TMP55]], [[TMP85]] ; CHECK-NEXT: [[TMP88:%.*]] = fptoui float [[TMP87]] to i32
; CHECK-NEXT: [[TMP89:%.*]] = and i1 [[TMP87]], [[TMP88]] ; CHECK-NEXT: [[TMP89:%.*]] = sub i32 0, [[TMP84]]
; CHECK-NEXT: [[TMP90:%.*]] = sub i32 [[TMP86]], [[TMP56]] ; CHECK-NEXT: [[TMP90:%.*]] = mul i32 [[TMP89]], [[TMP88]]
; CHECK-NEXT: [[TMP91:%.*]] = add i32 [[TMP86]], [[TMP56]] ; CHECK-NEXT: [[TMP91:%.*]] = zext i32 [[TMP88]] to i64
; CHECK-NEXT: [[TMP92:%.*]] = select i1 [[TMP89]], i32 [[TMP90]], i32 [[TMP86]] ; CHECK-NEXT: [[TMP92:%.*]] = zext i32 [[TMP90]] to i64
; CHECK-NEXT: [[TMP93:%.*]] = select i1 [[TMP88]], i32 [[TMP92]], i32 [[TMP91]] ; CHECK-NEXT: [[TMP93:%.*]] = mul i64 [[TMP91]], [[TMP92]]
; CHECK-NEXT: [[TMP94:%.*]] = xor i32 [[TMP93]], [[TMP51]] ; CHECK-NEXT: [[TMP94:%.*]] = trunc i64 [[TMP93]] to i32
; CHECK-NEXT: [[TMP95:%.*]] = sub i32 [[TMP94]], [[TMP51]] ; CHECK-NEXT: [[TMP95:%.*]] = lshr i64 [[TMP93]], 32
; CHECK-NEXT: [[TMP96:%.*]] = insertelement <4 x i32> [[TMP48]], i32 [[TMP95]], i64 1 ; CHECK-NEXT: [[TMP96:%.*]] = trunc i64 [[TMP95]] to i32
; CHECK-NEXT: [[TMP97:%.*]] = extractelement <4 x i32> [[X]], i64 2 ; CHECK-NEXT: [[TMP97:%.*]] = add i32 [[TMP88]], [[TMP96]]
; CHECK-NEXT: [[TMP98:%.*]] = extractelement <4 x i32> [[Y]], i64 2 ; CHECK-NEXT: [[TMP98:%.*]] = zext i32 [[TMP83]] to i64
; CHECK-NEXT: [[TMP99:%.*]] = ashr i32 [[TMP97]], 31 ; CHECK-NEXT: [[TMP99:%.*]] = zext i32 [[TMP97]] to i64
; CHECK-NEXT: [[TMP100:%.*]] = ashr i32 [[TMP98]], 31 ; CHECK-NEXT: [[TMP100:%.*]] = mul i64 [[TMP98]], [[TMP99]]
; CHECK-NEXT: [[TMP101:%.*]] = add i32 [[TMP97]], [[TMP99]] ; CHECK-NEXT: [[TMP101:%.*]] = trunc i64 [[TMP100]] to i32
; CHECK-NEXT: [[TMP102:%.*]] = add i32 [[TMP98]], [[TMP100]] ; CHECK-NEXT: [[TMP102:%.*]] = lshr i64 [[TMP100]], 32
; CHECK-NEXT: [[TMP103:%.*]] = xor i32 [[TMP101]], [[TMP99]] ; CHECK-NEXT: [[TMP103:%.*]] = trunc i64 [[TMP102]] to i32
; CHECK-NEXT: [[TMP104:%.*]] = xor i32 [[TMP102]], [[TMP100]] ; CHECK-NEXT: [[TMP104:%.*]] = mul i32 [[TMP103]], [[TMP84]]
; CHECK-NEXT: [[TMP105:%.*]] = uitofp i32 [[TMP104]] to float ; CHECK-NEXT: [[TMP105:%.*]] = sub i32 [[TMP83]], [[TMP104]]
; CHECK-NEXT: [[TMP106:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP105]]) ; CHECK-NEXT: [[TMP106:%.*]] = icmp uge i32 [[TMP105]], [[TMP84]]
; CHECK-NEXT: [[TMP107:%.*]] = fmul fast float [[TMP106]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP107:%.*]] = sub i32 [[TMP105]], [[TMP84]]
; CHECK-NEXT: [[TMP108:%.*]] = fptoui float [[TMP107]] to i32 ; CHECK-NEXT: [[TMP108:%.*]] = select i1 [[TMP106]], i32 [[TMP107]], i32 [[TMP105]]
; CHECK-NEXT: [[TMP109:%.*]] = zext i32 [[TMP108]] to i64 ; CHECK-NEXT: [[TMP109:%.*]] = icmp uge i32 [[TMP108]], [[TMP84]]
; CHECK-NEXT: [[TMP110:%.*]] = zext i32 [[TMP104]] to i64 ; CHECK-NEXT: [[TMP110:%.*]] = sub i32 [[TMP108]], [[TMP84]]
; CHECK-NEXT: [[TMP111:%.*]] = mul i64 [[TMP109]], [[TMP110]] ; CHECK-NEXT: [[TMP111:%.*]] = select i1 [[TMP109]], i32 [[TMP110]], i32 [[TMP108]]
; CHECK-NEXT: [[TMP112:%.*]] = trunc i64 [[TMP111]] to i32 ; CHECK-NEXT: [[TMP112:%.*]] = xor i32 [[TMP111]], [[TMP79]]
; CHECK-NEXT: [[TMP113:%.*]] = lshr i64 [[TMP111]], 32 ; CHECK-NEXT: [[TMP113:%.*]] = sub i32 [[TMP112]], [[TMP79]]
; CHECK-NEXT: [[TMP114:%.*]] = trunc i64 [[TMP113]] to i32 ; CHECK-NEXT: [[TMP114:%.*]] = insertelement <4 x i32> [[TMP76]], i32 [[TMP113]], i64 2
; CHECK-NEXT: [[TMP115:%.*]] = sub i32 0, [[TMP112]] ; CHECK-NEXT: [[TMP115:%.*]] = extractelement <4 x i32> [[X]], i64 3
; CHECK-NEXT: [[TMP116:%.*]] = icmp eq i32 [[TMP114]], 0 ; CHECK-NEXT: [[TMP116:%.*]] = extractelement <4 x i32> [[Y]], i64 3
; CHECK-NEXT: [[TMP117:%.*]] = select i1 [[TMP116]], i32 [[TMP115]], i32 [[TMP112]] ; CHECK-NEXT: [[TMP117:%.*]] = ashr i32 [[TMP115]], 31
; CHECK-NEXT: [[TMP118:%.*]] = zext i32 [[TMP117]] to i64 ; CHECK-NEXT: [[TMP118:%.*]] = ashr i32 [[TMP116]], 31
; CHECK-NEXT: [[TMP119:%.*]] = zext i32 [[TMP108]] to i64 ; CHECK-NEXT: [[TMP119:%.*]] = add i32 [[TMP115]], [[TMP117]]
; CHECK-NEXT: [[TMP120:%.*]] = mul i64 [[TMP118]], [[TMP119]] ; CHECK-NEXT: [[TMP120:%.*]] = add i32 [[TMP116]], [[TMP118]]
; CHECK-NEXT: [[TMP121:%.*]] = trunc i64 [[TMP120]] to i32 ; CHECK-NEXT: [[TMP121:%.*]] = xor i32 [[TMP119]], [[TMP117]]
; CHECK-NEXT: [[TMP122:%.*]] = lshr i64 [[TMP120]], 32 ; CHECK-NEXT: [[TMP122:%.*]] = xor i32 [[TMP120]], [[TMP118]]
; CHECK-NEXT: [[TMP123:%.*]] = trunc i64 [[TMP122]] to i32 ; CHECK-NEXT: [[TMP123:%.*]] = uitofp i32 [[TMP122]] to float
; CHECK-NEXT: [[TMP124:%.*]] = add i32 [[TMP108]], [[TMP123]] ; CHECK-NEXT: [[TMP124:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP123]])
; CHECK-NEXT: [[TMP125:%.*]] = sub i32 [[TMP108]], [[TMP123]] ; CHECK-NEXT: [[TMP125:%.*]] = fmul fast float [[TMP124]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP126:%.*]] = select i1 [[TMP116]], i32 [[TMP124]], i32 [[TMP125]] ; CHECK-NEXT: [[TMP126:%.*]] = fptoui float [[TMP125]] to i32
; CHECK-NEXT: [[TMP127:%.*]] = zext i32 [[TMP126]] to i64 ; CHECK-NEXT: [[TMP127:%.*]] = sub i32 0, [[TMP122]]
; CHECK-NEXT: [[TMP128:%.*]] = zext i32 [[TMP103]] to i64 ; CHECK-NEXT: [[TMP128:%.*]] = mul i32 [[TMP127]], [[TMP126]]
; CHECK-NEXT: [[TMP129:%.*]] = mul i64 [[TMP127]], [[TMP128]] ; CHECK-NEXT: [[TMP129:%.*]] = zext i32 [[TMP126]] to i64
; CHECK-NEXT: [[TMP130:%.*]] = trunc i64 [[TMP129]] to i32 ; CHECK-NEXT: [[TMP130:%.*]] = zext i32 [[TMP128]] to i64
; CHECK-NEXT: [[TMP131:%.*]] = lshr i64 [[TMP129]], 32 ; CHECK-NEXT: [[TMP131:%.*]] = mul i64 [[TMP129]], [[TMP130]]
; CHECK-NEXT: [[TMP132:%.*]] = trunc i64 [[TMP131]] to i32 ; CHECK-NEXT: [[TMP132:%.*]] = trunc i64 [[TMP131]] to i32
; CHECK-NEXT: [[TMP133:%.*]] = mul i32 [[TMP132]], [[TMP104]] ; CHECK-NEXT: [[TMP133:%.*]] = lshr i64 [[TMP131]], 32
; CHECK-NEXT: [[TMP134:%.*]] = sub i32 [[TMP103]], [[TMP133]] ; CHECK-NEXT: [[TMP134:%.*]] = trunc i64 [[TMP133]] to i32
; CHECK-NEXT: [[TMP135:%.*]] = icmp uge i32 [[TMP134]], [[TMP104]] ; CHECK-NEXT: [[TMP135:%.*]] = add i32 [[TMP126]], [[TMP134]]
; CHECK-NEXT: [[TMP136:%.*]] = icmp uge i32 [[TMP103]], [[TMP133]] ; CHECK-NEXT: [[TMP136:%.*]] = zext i32 [[TMP121]] to i64
; CHECK-NEXT: [[TMP137:%.*]] = and i1 [[TMP135]], [[TMP136]] ; CHECK-NEXT: [[TMP137:%.*]] = zext i32 [[TMP135]] to i64
; CHECK-NEXT: [[TMP138:%.*]] = sub i32 [[TMP134]], [[TMP104]] ; CHECK-NEXT: [[TMP138:%.*]] = mul i64 [[TMP136]], [[TMP137]]
; CHECK-NEXT: [[TMP139:%.*]] = add i32 [[TMP134]], [[TMP104]] ; CHECK-NEXT: [[TMP139:%.*]] = trunc i64 [[TMP138]] to i32
; CHECK-NEXT: [[TMP140:%.*]] = select i1 [[TMP137]], i32 [[TMP138]], i32 [[TMP134]] ; CHECK-NEXT: [[TMP140:%.*]] = lshr i64 [[TMP138]], 32
; CHECK-NEXT: [[TMP141:%.*]] = select i1 [[TMP136]], i32 [[TMP140]], i32 [[TMP139]] ; CHECK-NEXT: [[TMP141:%.*]] = trunc i64 [[TMP140]] to i32
; CHECK-NEXT: [[TMP142:%.*]] = xor i32 [[TMP141]], [[TMP99]] ; CHECK-NEXT: [[TMP142:%.*]] = mul i32 [[TMP141]], [[TMP122]]
; CHECK-NEXT: [[TMP143:%.*]] = sub i32 [[TMP142]], [[TMP99]] ; CHECK-NEXT: [[TMP143:%.*]] = sub i32 [[TMP121]], [[TMP142]]
; CHECK-NEXT: [[TMP144:%.*]] = insertelement <4 x i32> [[TMP96]], i32 [[TMP143]], i64 2 ; CHECK-NEXT: [[TMP144:%.*]] = icmp uge i32 [[TMP143]], [[TMP122]]
; CHECK-NEXT: [[TMP145:%.*]] = extractelement <4 x i32> [[X]], i64 3 ; CHECK-NEXT: [[TMP145:%.*]] = sub i32 [[TMP143]], [[TMP122]]
; CHECK-NEXT: [[TMP146:%.*]] = extractelement <4 x i32> [[Y]], i64 3 ; CHECK-NEXT: [[TMP146:%.*]] = select i1 [[TMP144]], i32 [[TMP145]], i32 [[TMP143]]
; CHECK-NEXT: [[TMP147:%.*]] = ashr i32 [[TMP145]], 31 ; CHECK-NEXT: [[TMP147:%.*]] = icmp uge i32 [[TMP146]], [[TMP122]]
; CHECK-NEXT: [[TMP148:%.*]] = ashr i32 [[TMP146]], 31 ; CHECK-NEXT: [[TMP148:%.*]] = sub i32 [[TMP146]], [[TMP122]]
; CHECK-NEXT: [[TMP149:%.*]] = add i32 [[TMP145]], [[TMP147]] ; CHECK-NEXT: [[TMP149:%.*]] = select i1 [[TMP147]], i32 [[TMP148]], i32 [[TMP146]]
; CHECK-NEXT: [[TMP150:%.*]] = add i32 [[TMP146]], [[TMP148]] ; CHECK-NEXT: [[TMP150:%.*]] = xor i32 [[TMP149]], [[TMP117]]
; CHECK-NEXT: [[TMP151:%.*]] = xor i32 [[TMP149]], [[TMP147]] ; CHECK-NEXT: [[TMP151:%.*]] = sub i32 [[TMP150]], [[TMP117]]
; CHECK-NEXT: [[TMP152:%.*]] = xor i32 [[TMP150]], [[TMP148]] ; CHECK-NEXT: [[TMP152:%.*]] = insertelement <4 x i32> [[TMP114]], i32 [[TMP151]], i64 3
; CHECK-NEXT: [[TMP153:%.*]] = uitofp i32 [[TMP152]] to float ; CHECK-NEXT: store <4 x i32> [[TMP152]], <4 x i32> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: [[TMP154:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP153]])
; CHECK-NEXT: [[TMP155:%.*]] = fmul fast float [[TMP154]], 0x41F0000000000000
; CHECK-NEXT: [[TMP156:%.*]] = fptoui float [[TMP155]] to i32
; CHECK-NEXT: [[TMP157:%.*]] = zext i32 [[TMP156]] to i64
; CHECK-NEXT: [[TMP158:%.*]] = zext i32 [[TMP152]] to i64
; CHECK-NEXT: [[TMP159:%.*]] = mul i64 [[TMP157]], [[TMP158]]
; CHECK-NEXT: [[TMP160:%.*]] = trunc i64 [[TMP159]] to i32
; CHECK-NEXT: [[TMP161:%.*]] = lshr i64 [[TMP159]], 32
; CHECK-NEXT: [[TMP162:%.*]] = trunc i64 [[TMP161]] to i32
; CHECK-NEXT: [[TMP163:%.*]] = sub i32 0, [[TMP160]]
; CHECK-NEXT: [[TMP164:%.*]] = icmp eq i32 [[TMP162]], 0
; CHECK-NEXT: [[TMP165:%.*]] = select i1 [[TMP164]], i32 [[TMP163]], i32 [[TMP160]]
; CHECK-NEXT: [[TMP166:%.*]] = zext i32 [[TMP165]] to i64
; CHECK-NEXT: [[TMP167:%.*]] = zext i32 [[TMP156]] to i64
; CHECK-NEXT: [[TMP168:%.*]] = mul i64 [[TMP166]], [[TMP167]]
; CHECK-NEXT: [[TMP169:%.*]] = trunc i64 [[TMP168]] to i32
; CHECK-NEXT: [[TMP170:%.*]] = lshr i64 [[TMP168]], 32
; CHECK-NEXT: [[TMP171:%.*]] = trunc i64 [[TMP170]] to i32
; CHECK-NEXT: [[TMP172:%.*]] = add i32 [[TMP156]], [[TMP171]]
; CHECK-NEXT: [[TMP173:%.*]] = sub i32 [[TMP156]], [[TMP171]]
; CHECK-NEXT: [[TMP174:%.*]] = select i1 [[TMP164]], i32 [[TMP172]], i32 [[TMP173]]
; CHECK-NEXT: [[TMP175:%.*]] = zext i32 [[TMP174]] to i64
; CHECK-NEXT: [[TMP176:%.*]] = zext i32 [[TMP151]] to i64
; CHECK-NEXT: [[TMP177:%.*]] = mul i64 [[TMP175]], [[TMP176]]
; CHECK-NEXT: [[TMP178:%.*]] = trunc i64 [[TMP177]] to i32
; CHECK-NEXT: [[TMP179:%.*]] = lshr i64 [[TMP177]], 32
; CHECK-NEXT: [[TMP180:%.*]] = trunc i64 [[TMP179]] to i32
; CHECK-NEXT: [[TMP181:%.*]] = mul i32 [[TMP180]], [[TMP152]]
; CHECK-NEXT: [[TMP182:%.*]] = sub i32 [[TMP151]], [[TMP181]]
; CHECK-NEXT: [[TMP183:%.*]] = icmp uge i32 [[TMP182]], [[TMP152]]
; CHECK-NEXT: [[TMP184:%.*]] = icmp uge i32 [[TMP151]], [[TMP181]]
; CHECK-NEXT: [[TMP185:%.*]] = and i1 [[TMP183]], [[TMP184]]
; CHECK-NEXT: [[TMP186:%.*]] = sub i32 [[TMP182]], [[TMP152]]
; CHECK-NEXT: [[TMP187:%.*]] = add i32 [[TMP182]], [[TMP152]]
; CHECK-NEXT: [[TMP188:%.*]] = select i1 [[TMP185]], i32 [[TMP186]], i32 [[TMP182]]
; CHECK-NEXT: [[TMP189:%.*]] = select i1 [[TMP184]], i32 [[TMP188]], i32 [[TMP187]]
; CHECK-NEXT: [[TMP190:%.*]] = xor i32 [[TMP189]], [[TMP147]]
; CHECK-NEXT: [[TMP191:%.*]] = sub i32 [[TMP190]], [[TMP147]]
; CHECK-NEXT: [[TMP192:%.*]] = insertelement <4 x i32> [[TMP144]], i32 [[TMP191]], i64 3
; CHECK-NEXT: store <4 x i32> [[TMP192]], <4 x i32> addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_v4i32: ; GCN-LABEL: srem_v4i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx8 s[12:19], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx8 s[4:11], s[0:1], 0xd
; GCN-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0x9 ; GCN-NEXT: s_mov_b32 s14, 0x4f7ffffe
; GCN-NEXT: s_mov_b32 s11, 0xf000 ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s10, -1 ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_ashr_i32 s2, s8, 31
; GCN-NEXT: s_ashr_i32 s2, s16, 31 ; GCN-NEXT: s_add_i32 s3, s8, s2
; GCN-NEXT: s_add_i32 s3, s16, s2 ; GCN-NEXT: s_xor_b32 s2, s3, s2
; GCN-NEXT: s_xor_b32 s5, s3, s2 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s2
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s5 ; GCN-NEXT: s_sub_i32 s13, 0, s2
; GCN-NEXT: s_mov_b32 s16, 0x4f800000 ; GCN-NEXT: s_ashr_i32 s12, s9, 31
; GCN-NEXT: s_ashr_i32 s6, s12, 31 ; GCN-NEXT: s_add_i32 s9, s9, s12
; GCN-NEXT: s_ashr_i32 s2, s17, 31
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: s_add_i32 s0, s12, s6 ; GCN-NEXT: s_xor_b32 s9, s9, s12
; GCN-NEXT: s_add_i32 s3, s17, s2 ; GCN-NEXT: v_cvt_f32_u32_e32 v1, s9
; GCN-NEXT: s_xor_b32 s4, s0, s6 ; GCN-NEXT: s_ashr_i32 s3, s4, 31
; GCN-NEXT: v_mul_f32_e32 v0, s16, v0 ; GCN-NEXT: v_mul_f32_e32 v0, s14, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: s_xor_b32 s17, s3, s2 ; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GCN-NEXT: s_ashr_i32 s7, s13, 31 ; GCN-NEXT: s_add_i32 s4, s4, s3
; GCN-NEXT: s_add_i32 s12, s13, s7 ; GCN-NEXT: s_xor_b32 s4, s4, s3
; GCN-NEXT: v_mul_lo_u32 v1, v0, s5 ; GCN-NEXT: v_mul_lo_u32 v2, s13, v0
; GCN-NEXT: v_mul_hi_u32 v2, v0, s5 ; GCN-NEXT: v_mul_f32_e32 v1, s14, v1
; GCN-NEXT: s_xor_b32 s12, s12, s7
; GCN-NEXT: v_sub_i32_e32 v3, vcc, 0, v1
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v1, v1, v0
; GCN-NEXT: v_cvt_f32_u32_e32 v2, s17
; GCN-NEXT: v_add_i32_e32 v3, vcc, v1, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v2
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v3, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v0, v0, s4
; GCN-NEXT: v_mul_f32_e32 v1, s16, v1
; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1
; GCN-NEXT: v_mul_lo_u32 v0, v0, s5 ; GCN-NEXT: s_sub_i32 s13, 0, s9
; GCN-NEXT: v_mul_lo_u32 v4, v1, s17 ; GCN-NEXT: v_mul_hi_u32 v2, v0, v2
; GCN-NEXT: v_mul_hi_u32 v5, v1, s17 ; GCN-NEXT: s_ashr_i32 s12, s10, 31
; GCN-NEXT: v_sub_i32_e32 v2, vcc, s4, v0 ; GCN-NEXT: s_ashr_i32 s8, s5, 31
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s4, v0 ; GCN-NEXT: s_add_i32 s5, s5, s8
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s5, v2 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v2, v0
; GCN-NEXT: v_add_i32_e32 v3, vcc, s5, v2 ; GCN-NEXT: v_mul_hi_u32 v0, s4, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s5, v2 ; GCN-NEXT: v_mul_lo_u32 v2, s13, v1
; GCN-NEXT: v_sub_i32_e32 v6, vcc, 0, v4 ; GCN-NEXT: s_xor_b32 s5, s5, s8
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v5 ; GCN-NEXT: v_mul_lo_u32 v0, v0, s2
; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v6, s[4:5] ; GCN-NEXT: v_mul_hi_u32 v2, v1, v2
; GCN-NEXT: v_mul_hi_u32 v4, v4, v1 ; GCN-NEXT: v_sub_i32_e32 v0, vcc, s4, v0
; GCN-NEXT: v_add_i32_e32 v5, vcc, v4, v1 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s2, v0
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v4, v1 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s2, v0
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GCN-NEXT: s_ashr_i32 s0, s18, 31 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s2, v0
; GCN-NEXT: s_add_i32 s1, s18, s0 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s2, v0
; GCN-NEXT: s_xor_b32 s13, s1, s0 ; GCN-NEXT: s_add_i32 s2, s10, s12
; GCN-NEXT: v_cndmask_b32_e32 v0, v2, v0, vcc ; GCN-NEXT: s_xor_b32 s2, s2, s12
; GCN-NEXT: v_cvt_f32_u32_e32 v2, s13 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v5, s[4:5] ; GCN-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; GCN-NEXT: v_mul_hi_u32 v1, v1, s12 ; GCN-NEXT: v_cvt_f32_u32_e32 v2, s2
; GCN-NEXT: v_cndmask_b32_e64 v0, v3, v0, s[2:3] ; GCN-NEXT: v_mul_hi_u32 v1, s5, v1
; GCN-NEXT: v_xor_b32_e32 v0, s3, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s3, v0
; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2 ; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GCN-NEXT: v_xor_b32_e32 v0, s6, v0 ; GCN-NEXT: v_mul_lo_u32 v1, v1, s9
; GCN-NEXT: v_mul_lo_u32 v1, v1, s17 ; GCN-NEXT: s_sub_i32 s3, 0, s2
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s6, v0 ; GCN-NEXT: s_ashr_i32 s4, s6, 31
; GCN-NEXT: v_mul_f32_e32 v2, s16, v2 ; GCN-NEXT: v_mul_f32_e32 v2, s14, v2
; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2 ; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2
; GCN-NEXT: v_sub_i32_e32 v3, vcc, s12, v1 ; GCN-NEXT: v_sub_i32_e32 v1, vcc, s5, v1
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s12, v1 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s9, v1
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s17, v3 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s9, v1
; GCN-NEXT: v_mul_lo_u32 v5, v2, s13 ; GCN-NEXT: v_mul_lo_u32 v4, s3, v2
; GCN-NEXT: v_mul_hi_u32 v6, v2, s13 ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
; GCN-NEXT: v_add_i32_e32 v4, vcc, s17, v3 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s9, v1
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s17, v3 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s9, v1
; GCN-NEXT: v_sub_i32_e32 v7, vcc, 0, v5 ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v6 ; GCN-NEXT: v_mul_hi_u32 v3, v2, v4
; GCN-NEXT: v_cndmask_b32_e64 v5, v5, v7, s[4:5] ; GCN-NEXT: s_ashr_i32 s5, s11, 31
; GCN-NEXT: v_mul_hi_u32 v5, v5, v2 ; GCN-NEXT: s_add_i32 s3, s6, s4
; GCN-NEXT: s_ashr_i32 s6, s14, 31 ; GCN-NEXT: s_add_i32 s6, s11, s5
; GCN-NEXT: s_add_i32 s12, s14, s6 ; GCN-NEXT: s_xor_b32 s5, s6, s5
; GCN-NEXT: s_xor_b32 s12, s12, s6 ; GCN-NEXT: v_add_i32_e32 v2, vcc, v3, v2
; GCN-NEXT: v_add_i32_e32 v6, vcc, v5, v2 ; GCN-NEXT: v_cvt_f32_u32_e32 v3, s5
; GCN-NEXT: v_subrev_i32_e32 v2, vcc, v5, v2 ; GCN-NEXT: s_xor_b32 s3, s3, s4
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_mul_hi_u32 v2, s3, v2
; GCN-NEXT: s_ashr_i32 s0, s19, 31 ; GCN-NEXT: v_xor_b32_e32 v1, s8, v1
; GCN-NEXT: s_add_i32 s1, s19, s0
; GCN-NEXT: s_xor_b32 s14, s1, s0
; GCN-NEXT: v_cndmask_b32_e32 v1, v3, v1, vcc
; GCN-NEXT: v_cvt_f32_u32_e32 v3, s14
; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v6, s[4:5]
; GCN-NEXT: v_mul_hi_u32 v2, v2, s12
; GCN-NEXT: v_cndmask_b32_e64 v1, v4, v1, s[2:3]
; GCN-NEXT: v_rcp_iflag_f32_e32 v3, v3 ; GCN-NEXT: v_rcp_iflag_f32_e32 v3, v3
; GCN-NEXT: v_xor_b32_e32 v1, s7, v1 ; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s8, v1
; GCN-NEXT: v_mul_lo_u32 v2, v2, s13 ; GCN-NEXT: v_mul_lo_u32 v2, v2, s2
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s7, v1 ; GCN-NEXT: s_ashr_i32 s6, s7, 31
; GCN-NEXT: v_mul_f32_e32 v3, s16, v3 ; GCN-NEXT: v_mul_f32_e32 v3, s14, v3
; GCN-NEXT: v_cvt_u32_f32_e32 v3, v3 ; GCN-NEXT: v_cvt_u32_f32_e32 v3, v3
; GCN-NEXT: s_ashr_i32 s7, s15, 31 ; GCN-NEXT: v_sub_i32_e32 v2, vcc, s3, v2
; GCN-NEXT: v_sub_i32_e32 v4, vcc, s12, v2 ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s2, v2
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s12, v2 ; GCN-NEXT: s_sub_i32 s3, 0, s5
; GCN-NEXT: v_mul_lo_u32 v6, v3, s14 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s2, v2
; GCN-NEXT: v_mul_hi_u32 v7, v3, s14 ; GCN-NEXT: v_mul_lo_u32 v5, s3, v3
; GCN-NEXT: s_add_i32 s12, s15, s7 ; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; GCN-NEXT: s_xor_b32 s12, s12, s7 ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s2, v2
; GCN-NEXT: v_sub_i32_e32 v8, vcc, 0, v6 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s2, v2
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v7 ; GCN-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; GCN-NEXT: v_cndmask_b32_e64 v6, v6, v8, s[4:5] ; GCN-NEXT: v_mul_hi_u32 v4, v3, v5
; GCN-NEXT: v_mul_hi_u32 v6, v6, v3 ; GCN-NEXT: s_add_i32 s2, s7, s6
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s13, v4 ; GCN-NEXT: s_xor_b32 s7, s2, s6
; GCN-NEXT: v_add_i32_e32 v5, vcc, s13, v4 ; GCN-NEXT: v_xor_b32_e32 v2, s4, v2
; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s13, v4 ; GCN-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; GCN-NEXT: v_add_i32_e32 v7, vcc, v6, v3 ; GCN-NEXT: v_mul_hi_u32 v3, s7, v3
; GCN-NEXT: v_subrev_i32_e32 v3, vcc, v6, v3 ; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s4, v2
; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v7, s[4:5] ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: v_mul_hi_u32 v3, v3, s12 ; GCN-NEXT: s_mov_b32 s2, -1
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_mul_lo_u32 v3, v3, s5
; GCN-NEXT: v_cndmask_b32_e32 v2, v4, v2, vcc ; GCN-NEXT: v_sub_i32_e32 v3, vcc, s7, v3
; GCN-NEXT: v_cndmask_b32_e64 v2, v5, v2, s[2:3] ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s5, v3
; GCN-NEXT: v_mul_lo_u32 v3, v3, s14 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s5, v3
; GCN-NEXT: v_xor_b32_e32 v2, s6, v2 ; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s6, v2 ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s5, v3
; GCN-NEXT: v_sub_i32_e32 v4, vcc, s12, v3 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s5, v3
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s12, v3 ; GCN-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s14, v4 ; GCN-NEXT: v_xor_b32_e32 v3, s6, v3
; GCN-NEXT: v_add_i32_e32 v5, vcc, s14, v4 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s6, v3
; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s14, v4 ; GCN-NEXT: buffer_store_dwordx4 v[0:3], off, s[0:3], 0
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3]
; GCN-NEXT: v_cndmask_b32_e32 v3, v4, v3, vcc
; GCN-NEXT: v_cndmask_b32_e64 v3, v5, v3, s[2:3]
; GCN-NEXT: v_xor_b32_e32 v3, s7, v3
; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s7, v3
; GCN-NEXT: buffer_store_dwordx4 v[0:3], off, s[8:11], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = srem <4 x i32> %x, %y %r = srem <4 x i32> %x, %y
store <4 x i32> %r, <4 x i32> addrspace(1)* %out store <4 x i32> %r, <4 x i32> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @udiv_v4i16(<4 x i16> addrspace(1)* %out, <4 x i16> %x, <4 x i16> %y) { define amdgpu_kernel void @udiv_v4i16(<4 x i16> addrspace(1)* %out, <4 x i16> %x, <4 x i16> %y) {
; CHECK-LABEL: @udiv_v4i16( ; CHECK-LABEL: @udiv_v4i16(
▲ Show 20 Lines • Show All 72 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP73:%.*]] = call fast float @llvm.fabs.f32(float [[TMP71]]) ; CHECK-NEXT: [[TMP73:%.*]] = call fast float @llvm.fabs.f32(float [[TMP71]])
; CHECK-NEXT: [[TMP74:%.*]] = call fast float @llvm.fabs.f32(float [[TMP66]]) ; CHECK-NEXT: [[TMP74:%.*]] = call fast float @llvm.fabs.f32(float [[TMP66]])
; CHECK-NEXT: [[TMP75:%.*]] = fcmp fast oge float [[TMP73]], [[TMP74]] ; CHECK-NEXT: [[TMP75:%.*]] = fcmp fast oge float [[TMP73]], [[TMP74]]
; CHECK-NEXT: [[TMP76:%.*]] = select i1 [[TMP75]], i32 1, i32 0 ; CHECK-NEXT: [[TMP76:%.*]] = select i1 [[TMP75]], i32 1, i32 0
; CHECK-NEXT: [[TMP77:%.*]] = add i32 [[TMP72]], [[TMP76]] ; CHECK-NEXT: [[TMP77:%.*]] = add i32 [[TMP72]], [[TMP76]]
; CHECK-NEXT: [[TMP78:%.*]] = and i32 [[TMP77]], 65535 ; CHECK-NEXT: [[TMP78:%.*]] = and i32 [[TMP77]], 65535
; CHECK-NEXT: [[TMP79:%.*]] = trunc i32 [[TMP78]] to i16 ; CHECK-NEXT: [[TMP79:%.*]] = trunc i32 [[TMP78]] to i16
; CHECK-NEXT: [[TMP80:%.*]] = insertelement <4 x i16> [[TMP60]], i16 [[TMP79]], i64 3 ; CHECK-NEXT: [[TMP80:%.*]] = insertelement <4 x i16> [[TMP60]], i16 [[TMP79]], i64 3
; CHECK-NEXT: store <4 x i16> [[TMP80]], <4 x i16> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <4 x i16> [[TMP80]], <4 x i16> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_v4i16: ; GCN-LABEL: udiv_v4i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s8, 0xffff ; GCN-NEXT: s_mov_b32 s8, 0xffff
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
▲ Show 20 Lines • Show All 141 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP81:%.*]] = fcmp fast oge float [[TMP79]], [[TMP80]] ; CHECK-NEXT: [[TMP81:%.*]] = fcmp fast oge float [[TMP79]], [[TMP80]]
; CHECK-NEXT: [[TMP82:%.*]] = select i1 [[TMP81]], i32 1, i32 0 ; CHECK-NEXT: [[TMP82:%.*]] = select i1 [[TMP81]], i32 1, i32 0
; CHECK-NEXT: [[TMP83:%.*]] = add i32 [[TMP78]], [[TMP82]] ; CHECK-NEXT: [[TMP83:%.*]] = add i32 [[TMP78]], [[TMP82]]
; CHECK-NEXT: [[TMP84:%.*]] = mul i32 [[TMP83]], [[TMP70]] ; CHECK-NEXT: [[TMP84:%.*]] = mul i32 [[TMP83]], [[TMP70]]
; CHECK-NEXT: [[TMP85:%.*]] = sub i32 [[TMP69]], [[TMP84]] ; CHECK-NEXT: [[TMP85:%.*]] = sub i32 [[TMP69]], [[TMP84]]
; CHECK-NEXT: [[TMP86:%.*]] = and i32 [[TMP85]], 65535 ; CHECK-NEXT: [[TMP86:%.*]] = and i32 [[TMP85]], 65535
; CHECK-NEXT: [[TMP87:%.*]] = trunc i32 [[TMP86]] to i16 ; CHECK-NEXT: [[TMP87:%.*]] = trunc i32 [[TMP86]] to i16
; CHECK-NEXT: [[TMP88:%.*]] = insertelement <4 x i16> [[TMP66]], i16 [[TMP87]], i64 3 ; CHECK-NEXT: [[TMP88:%.*]] = insertelement <4 x i16> [[TMP66]], i16 [[TMP87]], i64 3
; CHECK-NEXT: store <4 x i16> [[TMP88]], <4 x i16> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <4 x i16> [[TMP88]], <4 x i16> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_v4i16: ; GCN-LABEL: urem_v4i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s8, 0xffff ; GCN-NEXT: s_mov_b32 s8, 0xffff
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
▲ Show 20 Lines • Show All 157 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP89:%.*]] = call fast float @llvm.fabs.f32(float [[TMP81]]) ; CHECK-NEXT: [[TMP89:%.*]] = call fast float @llvm.fabs.f32(float [[TMP81]])
; CHECK-NEXT: [[TMP90:%.*]] = fcmp fast oge float [[TMP88]], [[TMP89]] ; CHECK-NEXT: [[TMP90:%.*]] = fcmp fast oge float [[TMP88]], [[TMP89]]
; CHECK-NEXT: [[TMP91:%.*]] = select i1 [[TMP90]], i32 [[TMP79]], i32 0 ; CHECK-NEXT: [[TMP91:%.*]] = select i1 [[TMP90]], i32 [[TMP79]], i32 0
; CHECK-NEXT: [[TMP92:%.*]] = add i32 [[TMP87]], [[TMP91]] ; CHECK-NEXT: [[TMP92:%.*]] = add i32 [[TMP87]], [[TMP91]]
; CHECK-NEXT: [[TMP93:%.*]] = shl i32 [[TMP92]], 16 ; CHECK-NEXT: [[TMP93:%.*]] = shl i32 [[TMP92]], 16
; CHECK-NEXT: [[TMP94:%.*]] = ashr i32 [[TMP93]], 16 ; CHECK-NEXT: [[TMP94:%.*]] = ashr i32 [[TMP93]], 16
; CHECK-NEXT: [[TMP95:%.*]] = trunc i32 [[TMP94]] to i16 ; CHECK-NEXT: [[TMP95:%.*]] = trunc i32 [[TMP94]] to i16
; CHECK-NEXT: [[TMP96:%.*]] = insertelement <4 x i16> [[TMP72]], i16 [[TMP95]], i64 3 ; CHECK-NEXT: [[TMP96:%.*]] = insertelement <4 x i16> [[TMP72]], i16 [[TMP95]], i64 3
; CHECK-NEXT: store <4 x i16> [[TMP96]], <4 x i16> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <4 x i16> [[TMP96]], <4 x i16> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_v4i16: ; GCN-LABEL: sdiv_v4i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
▲ Show 20 Lines • Show All 177 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP97:%.*]] = select i1 [[TMP96]], i32 [[TMP85]], i32 0 ; CHECK-NEXT: [[TMP97:%.*]] = select i1 [[TMP96]], i32 [[TMP85]], i32 0
; CHECK-NEXT: [[TMP98:%.*]] = add i32 [[TMP93]], [[TMP97]] ; CHECK-NEXT: [[TMP98:%.*]] = add i32 [[TMP93]], [[TMP97]]
; CHECK-NEXT: [[TMP99:%.*]] = mul i32 [[TMP98]], [[TMP82]] ; CHECK-NEXT: [[TMP99:%.*]] = mul i32 [[TMP98]], [[TMP82]]
; CHECK-NEXT: [[TMP100:%.*]] = sub i32 [[TMP81]], [[TMP99]] ; CHECK-NEXT: [[TMP100:%.*]] = sub i32 [[TMP81]], [[TMP99]]
; CHECK-NEXT: [[TMP101:%.*]] = shl i32 [[TMP100]], 16 ; CHECK-NEXT: [[TMP101:%.*]] = shl i32 [[TMP100]], 16
; CHECK-NEXT: [[TMP102:%.*]] = ashr i32 [[TMP101]], 16 ; CHECK-NEXT: [[TMP102:%.*]] = ashr i32 [[TMP101]], 16
; CHECK-NEXT: [[TMP103:%.*]] = trunc i32 [[TMP102]] to i16 ; CHECK-NEXT: [[TMP103:%.*]] = trunc i32 [[TMP102]] to i16
; CHECK-NEXT: [[TMP104:%.*]] = insertelement <4 x i16> [[TMP78]], i16 [[TMP103]], i64 3 ; CHECK-NEXT: [[TMP104:%.*]] = insertelement <4 x i16> [[TMP78]], i16 [[TMP103]], i64 3
; CHECK-NEXT: store <4 x i16> [[TMP104]], <4 x i16> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <4 x i16> [[TMP104]], <4 x i16> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_v4i16: ; GCN-LABEL: srem_v4i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
▲ Show 20 Lines • Show All 98 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP10:%.*]] = fptoui float [[TMP7]] to i32 ; CHECK-NEXT: [[TMP10:%.*]] = fptoui float [[TMP7]] to i32
; CHECK-NEXT: [[TMP11:%.*]] = call fast float @llvm.fabs.f32(float [[TMP9]]) ; CHECK-NEXT: [[TMP11:%.*]] = call fast float @llvm.fabs.f32(float [[TMP9]])
; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]]) ; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]])
; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]] ; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]]
; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0 ; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0
; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]] ; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = and i32 [[TMP15]], 7 ; CHECK-NEXT: [[TMP16:%.*]] = and i32 [[TMP15]], 7
; CHECK-NEXT: [[TMP17:%.*]] = trunc i32 [[TMP16]] to i3 ; CHECK-NEXT: [[TMP17:%.*]] = trunc i32 [[TMP16]] to i3
; CHECK-NEXT: store i3 [[TMP17]], i3 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i3 [[TMP17]], i3 addrspace(1)* [[OUT:%.*]], align 1
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_i3: ; GCN-LABEL: udiv_i3:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 33 Lines
; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]]) ; CHECK-NEXT: [[TMP12:%.*]] = call fast float @llvm.fabs.f32(float [[TMP4]])
; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]] ; CHECK-NEXT: [[TMP13:%.*]] = fcmp fast oge float [[TMP11]], [[TMP12]]
; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0 ; CHECK-NEXT: [[TMP14:%.*]] = select i1 [[TMP13]], i32 1, i32 0
; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]] ; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP10]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = mul i32 [[TMP15]], [[TMP2]] ; CHECK-NEXT: [[TMP16:%.*]] = mul i32 [[TMP15]], [[TMP2]]
; CHECK-NEXT: [[TMP17:%.*]] = sub i32 [[TMP1]], [[TMP16]] ; CHECK-NEXT: [[TMP17:%.*]] = sub i32 [[TMP1]], [[TMP16]]
; CHECK-NEXT: [[TMP18:%.*]] = and i32 [[TMP17]], 7 ; CHECK-NEXT: [[TMP18:%.*]] = and i32 [[TMP17]], 7
; CHECK-NEXT: [[TMP19:%.*]] = trunc i32 [[TMP18]] to i3 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i32 [[TMP18]] to i3
; CHECK-NEXT: store i3 [[TMP19]], i3 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i3 [[TMP19]], i3 addrspace(1)* [[OUT:%.*]], align 1
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_i3: ; GCN-LABEL: urem_i3:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 38 Lines
; CHECK-NEXT: [[TMP14:%.*]] = call fast float @llvm.fabs.f32(float [[TMP12]]) ; CHECK-NEXT: [[TMP14:%.*]] = call fast float @llvm.fabs.f32(float [[TMP12]])
; CHECK-NEXT: [[TMP15:%.*]] = call fast float @llvm.fabs.f32(float [[TMP7]]) ; CHECK-NEXT: [[TMP15:%.*]] = call fast float @llvm.fabs.f32(float [[TMP7]])
; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]] ; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]]
; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0 ; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0
; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]] ; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = shl i32 [[TMP18]], 29 ; CHECK-NEXT: [[TMP19:%.*]] = shl i32 [[TMP18]], 29
; CHECK-NEXT: [[TMP20:%.*]] = ashr i32 [[TMP19]], 29 ; CHECK-NEXT: [[TMP20:%.*]] = ashr i32 [[TMP19]], 29
; CHECK-NEXT: [[TMP21:%.*]] = trunc i32 [[TMP20]] to i3 ; CHECK-NEXT: [[TMP21:%.*]] = trunc i32 [[TMP20]] to i3
; CHECK-NEXT: store i3 [[TMP21]], i3 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i3 [[TMP21]], i3 addrspace(1)* [[OUT:%.*]], align 1
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_i3: ; GCN-LABEL: sdiv_i3:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
▲ Show 20 Lines • Show All 42 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]] ; CHECK-NEXT: [[TMP16:%.*]] = fcmp fast oge float [[TMP14]], [[TMP15]]
; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0 ; CHECK-NEXT: [[TMP17:%.*]] = select i1 [[TMP16]], i32 [[TMP5]], i32 0
; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]] ; CHECK-NEXT: [[TMP18:%.*]] = add i32 [[TMP13]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = mul i32 [[TMP18]], [[TMP2]] ; CHECK-NEXT: [[TMP19:%.*]] = mul i32 [[TMP18]], [[TMP2]]
; CHECK-NEXT: [[TMP20:%.*]] = sub i32 [[TMP1]], [[TMP19]] ; CHECK-NEXT: [[TMP20:%.*]] = sub i32 [[TMP1]], [[TMP19]]
; CHECK-NEXT: [[TMP21:%.*]] = shl i32 [[TMP20]], 29 ; CHECK-NEXT: [[TMP21:%.*]] = shl i32 [[TMP20]], 29
; CHECK-NEXT: [[TMP22:%.*]] = ashr i32 [[TMP21]], 29 ; CHECK-NEXT: [[TMP22:%.*]] = ashr i32 [[TMP21]], 29
; CHECK-NEXT: [[TMP23:%.*]] = trunc i32 [[TMP22]] to i3 ; CHECK-NEXT: [[TMP23:%.*]] = trunc i32 [[TMP22]] to i3
; CHECK-NEXT: store i3 [[TMP23]], i3 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i3 [[TMP23]], i3 addrspace(1)* [[OUT:%.*]], align 1
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_i3: ; GCN-LABEL: srem_i3:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s2, s[0:1], 0xb ; GCN-NEXT: s_load_dword s2, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
▲ Show 20 Lines • Show All 82 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP53:%.*]] = call fast float @llvm.fabs.f32(float [[TMP51]]) ; CHECK-NEXT: [[TMP53:%.*]] = call fast float @llvm.fabs.f32(float [[TMP51]])
; CHECK-NEXT: [[TMP54:%.*]] = call fast float @llvm.fabs.f32(float [[TMP46]]) ; CHECK-NEXT: [[TMP54:%.*]] = call fast float @llvm.fabs.f32(float [[TMP46]])
; CHECK-NEXT: [[TMP55:%.*]] = fcmp fast oge float [[TMP53]], [[TMP54]] ; CHECK-NEXT: [[TMP55:%.*]] = fcmp fast oge float [[TMP53]], [[TMP54]]
; CHECK-NEXT: [[TMP56:%.*]] = select i1 [[TMP55]], i32 1, i32 0 ; CHECK-NEXT: [[TMP56:%.*]] = select i1 [[TMP55]], i32 1, i32 0
; CHECK-NEXT: [[TMP57:%.*]] = add i32 [[TMP52]], [[TMP56]] ; CHECK-NEXT: [[TMP57:%.*]] = add i32 [[TMP52]], [[TMP56]]
; CHECK-NEXT: [[TMP58:%.*]] = and i32 [[TMP57]], 65535 ; CHECK-NEXT: [[TMP58:%.*]] = and i32 [[TMP57]], 65535
; CHECK-NEXT: [[TMP59:%.*]] = trunc i32 [[TMP58]] to i16 ; CHECK-NEXT: [[TMP59:%.*]] = trunc i32 [[TMP58]] to i16
; CHECK-NEXT: [[TMP60:%.*]] = insertelement <3 x i16> [[TMP40]], i16 [[TMP59]], i64 2 ; CHECK-NEXT: [[TMP60:%.*]] = insertelement <3 x i16> [[TMP40]], i16 [[TMP59]], i64 2
; CHECK-NEXT: store <3 x i16> [[TMP60]], <3 x i16> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <3 x i16> [[TMP60]], <3 x i16> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_v3i16: ; GCN-LABEL: udiv_v3i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s8, 0xffff ; GCN-NEXT: s_mov_b32 s8, 0xffff
▲ Show 20 Lines • Show All 107 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP59:%.*]] = fcmp fast oge float [[TMP57]], [[TMP58]] ; CHECK-NEXT: [[TMP59:%.*]] = fcmp fast oge float [[TMP57]], [[TMP58]]
; CHECK-NEXT: [[TMP60:%.*]] = select i1 [[TMP59]], i32 1, i32 0 ; CHECK-NEXT: [[TMP60:%.*]] = select i1 [[TMP59]], i32 1, i32 0
; CHECK-NEXT: [[TMP61:%.*]] = add i32 [[TMP56]], [[TMP60]] ; CHECK-NEXT: [[TMP61:%.*]] = add i32 [[TMP56]], [[TMP60]]
; CHECK-NEXT: [[TMP62:%.*]] = mul i32 [[TMP61]], [[TMP48]] ; CHECK-NEXT: [[TMP62:%.*]] = mul i32 [[TMP61]], [[TMP48]]
; CHECK-NEXT: [[TMP63:%.*]] = sub i32 [[TMP47]], [[TMP62]] ; CHECK-NEXT: [[TMP63:%.*]] = sub i32 [[TMP47]], [[TMP62]]
; CHECK-NEXT: [[TMP64:%.*]] = and i32 [[TMP63]], 65535 ; CHECK-NEXT: [[TMP64:%.*]] = and i32 [[TMP63]], 65535
; CHECK-NEXT: [[TMP65:%.*]] = trunc i32 [[TMP64]] to i16 ; CHECK-NEXT: [[TMP65:%.*]] = trunc i32 [[TMP64]] to i16
; CHECK-NEXT: [[TMP66:%.*]] = insertelement <3 x i16> [[TMP44]], i16 [[TMP65]], i64 2 ; CHECK-NEXT: [[TMP66:%.*]] = insertelement <3 x i16> [[TMP44]], i16 [[TMP65]], i64 2
; CHECK-NEXT: store <3 x i16> [[TMP66]], <3 x i16> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <3 x i16> [[TMP66]], <3 x i16> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_v3i16: ; GCN-LABEL: urem_v3i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s8, 0xffff ; GCN-NEXT: s_mov_b32 s8, 0xffff
▲ Show 20 Lines • Show All 123 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP65:%.*]] = call fast float @llvm.fabs.f32(float [[TMP57]]) ; CHECK-NEXT: [[TMP65:%.*]] = call fast float @llvm.fabs.f32(float [[TMP57]])
; CHECK-NEXT: [[TMP66:%.*]] = fcmp fast oge float [[TMP64]], [[TMP65]] ; CHECK-NEXT: [[TMP66:%.*]] = fcmp fast oge float [[TMP64]], [[TMP65]]
; CHECK-NEXT: [[TMP67:%.*]] = select i1 [[TMP66]], i32 [[TMP55]], i32 0 ; CHECK-NEXT: [[TMP67:%.*]] = select i1 [[TMP66]], i32 [[TMP55]], i32 0
; CHECK-NEXT: [[TMP68:%.*]] = add i32 [[TMP63]], [[TMP67]] ; CHECK-NEXT: [[TMP68:%.*]] = add i32 [[TMP63]], [[TMP67]]
; CHECK-NEXT: [[TMP69:%.*]] = shl i32 [[TMP68]], 16 ; CHECK-NEXT: [[TMP69:%.*]] = shl i32 [[TMP68]], 16
; CHECK-NEXT: [[TMP70:%.*]] = ashr i32 [[TMP69]], 16 ; CHECK-NEXT: [[TMP70:%.*]] = ashr i32 [[TMP69]], 16
; CHECK-NEXT: [[TMP71:%.*]] = trunc i32 [[TMP70]] to i16 ; CHECK-NEXT: [[TMP71:%.*]] = trunc i32 [[TMP70]] to i16
; CHECK-NEXT: [[TMP72:%.*]] = insertelement <3 x i16> [[TMP48]], i16 [[TMP71]], i64 2 ; CHECK-NEXT: [[TMP72:%.*]] = insertelement <3 x i16> [[TMP48]], i16 [[TMP71]], i64 2
; CHECK-NEXT: store <3 x i16> [[TMP72]], <3 x i16> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <3 x i16> [[TMP72]], <3 x i16> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_v3i16: ; GCN-LABEL: sdiv_v3i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
▲ Show 20 Lines • Show All 133 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP71:%.*]] = select i1 [[TMP70]], i32 [[TMP59]], i32 0 ; CHECK-NEXT: [[TMP71:%.*]] = select i1 [[TMP70]], i32 [[TMP59]], i32 0
; CHECK-NEXT: [[TMP72:%.*]] = add i32 [[TMP67]], [[TMP71]] ; CHECK-NEXT: [[TMP72:%.*]] = add i32 [[TMP67]], [[TMP71]]
; CHECK-NEXT: [[TMP73:%.*]] = mul i32 [[TMP72]], [[TMP56]] ; CHECK-NEXT: [[TMP73:%.*]] = mul i32 [[TMP72]], [[TMP56]]
; CHECK-NEXT: [[TMP74:%.*]] = sub i32 [[TMP55]], [[TMP73]] ; CHECK-NEXT: [[TMP74:%.*]] = sub i32 [[TMP55]], [[TMP73]]
; CHECK-NEXT: [[TMP75:%.*]] = shl i32 [[TMP74]], 16 ; CHECK-NEXT: [[TMP75:%.*]] = shl i32 [[TMP74]], 16
; CHECK-NEXT: [[TMP76:%.*]] = ashr i32 [[TMP75]], 16 ; CHECK-NEXT: [[TMP76:%.*]] = ashr i32 [[TMP75]], 16
; CHECK-NEXT: [[TMP77:%.*]] = trunc i32 [[TMP76]] to i16 ; CHECK-NEXT: [[TMP77:%.*]] = trunc i32 [[TMP76]] to i16
; CHECK-NEXT: [[TMP78:%.*]] = insertelement <3 x i16> [[TMP52]], i16 [[TMP77]], i64 2 ; CHECK-NEXT: [[TMP78:%.*]] = insertelement <3 x i16> [[TMP52]], i16 [[TMP77]], i64 2
; CHECK-NEXT: store <3 x i16> [[TMP78]], <3 x i16> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <3 x i16> [[TMP78]], <3 x i16> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_v3i16: ; GCN-LABEL: srem_v3i16:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
▲ Show 20 Lines • Show All 124 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP53:%.*]] = call fast float @llvm.fabs.f32(float [[TMP51]]) ; CHECK-NEXT: [[TMP53:%.*]] = call fast float @llvm.fabs.f32(float [[TMP51]])
; CHECK-NEXT: [[TMP54:%.*]] = call fast float @llvm.fabs.f32(float [[TMP46]]) ; CHECK-NEXT: [[TMP54:%.*]] = call fast float @llvm.fabs.f32(float [[TMP46]])
; CHECK-NEXT: [[TMP55:%.*]] = fcmp fast oge float [[TMP53]], [[TMP54]] ; CHECK-NEXT: [[TMP55:%.*]] = fcmp fast oge float [[TMP53]], [[TMP54]]
; CHECK-NEXT: [[TMP56:%.*]] = select i1 [[TMP55]], i32 1, i32 0 ; CHECK-NEXT: [[TMP56:%.*]] = select i1 [[TMP55]], i32 1, i32 0
; CHECK-NEXT: [[TMP57:%.*]] = add i32 [[TMP52]], [[TMP56]] ; CHECK-NEXT: [[TMP57:%.*]] = add i32 [[TMP52]], [[TMP56]]
; CHECK-NEXT: [[TMP58:%.*]] = and i32 [[TMP57]], 32767 ; CHECK-NEXT: [[TMP58:%.*]] = and i32 [[TMP57]], 32767
; CHECK-NEXT: [[TMP59:%.*]] = trunc i32 [[TMP58]] to i15 ; CHECK-NEXT: [[TMP59:%.*]] = trunc i32 [[TMP58]] to i15
; CHECK-NEXT: [[TMP60:%.*]] = insertelement <3 x i15> [[TMP40]], i15 [[TMP59]], i64 2 ; CHECK-NEXT: [[TMP60:%.*]] = insertelement <3 x i15> [[TMP40]], i15 [[TMP59]], i64 2
; CHECK-NEXT: store <3 x i15> [[TMP60]], <3 x i15> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <3 x i15> [[TMP60]], <3 x i15> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_v3i15: ; GCN-LABEL: udiv_v3i15:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
▲ Show 20 Lines • Show All 115 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP59:%.*]] = fcmp fast oge float [[TMP57]], [[TMP58]] ; CHECK-NEXT: [[TMP59:%.*]] = fcmp fast oge float [[TMP57]], [[TMP58]]
; CHECK-NEXT: [[TMP60:%.*]] = select i1 [[TMP59]], i32 1, i32 0 ; CHECK-NEXT: [[TMP60:%.*]] = select i1 [[TMP59]], i32 1, i32 0
; CHECK-NEXT: [[TMP61:%.*]] = add i32 [[TMP56]], [[TMP60]] ; CHECK-NEXT: [[TMP61:%.*]] = add i32 [[TMP56]], [[TMP60]]
; CHECK-NEXT: [[TMP62:%.*]] = mul i32 [[TMP61]], [[TMP48]] ; CHECK-NEXT: [[TMP62:%.*]] = mul i32 [[TMP61]], [[TMP48]]
; CHECK-NEXT: [[TMP63:%.*]] = sub i32 [[TMP47]], [[TMP62]] ; CHECK-NEXT: [[TMP63:%.*]] = sub i32 [[TMP47]], [[TMP62]]
; CHECK-NEXT: [[TMP64:%.*]] = and i32 [[TMP63]], 32767 ; CHECK-NEXT: [[TMP64:%.*]] = and i32 [[TMP63]], 32767
; CHECK-NEXT: [[TMP65:%.*]] = trunc i32 [[TMP64]] to i15 ; CHECK-NEXT: [[TMP65:%.*]] = trunc i32 [[TMP64]] to i15
; CHECK-NEXT: [[TMP66:%.*]] = insertelement <3 x i15> [[TMP44]], i15 [[TMP65]], i64 2 ; CHECK-NEXT: [[TMP66:%.*]] = insertelement <3 x i15> [[TMP44]], i15 [[TMP65]], i64 2
; CHECK-NEXT: store <3 x i15> [[TMP66]], <3 x i15> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <3 x i15> [[TMP66]], <3 x i15> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_v3i15: ; GCN-LABEL: urem_v3i15:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
▲ Show 20 Lines • Show All 129 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP65:%.*]] = call fast float @llvm.fabs.f32(float [[TMP57]]) ; CHECK-NEXT: [[TMP65:%.*]] = call fast float @llvm.fabs.f32(float [[TMP57]])
; CHECK-NEXT: [[TMP66:%.*]] = fcmp fast oge float [[TMP64]], [[TMP65]] ; CHECK-NEXT: [[TMP66:%.*]] = fcmp fast oge float [[TMP64]], [[TMP65]]
; CHECK-NEXT: [[TMP67:%.*]] = select i1 [[TMP66]], i32 [[TMP55]], i32 0 ; CHECK-NEXT: [[TMP67:%.*]] = select i1 [[TMP66]], i32 [[TMP55]], i32 0
; CHECK-NEXT: [[TMP68:%.*]] = add i32 [[TMP63]], [[TMP67]] ; CHECK-NEXT: [[TMP68:%.*]] = add i32 [[TMP63]], [[TMP67]]
; CHECK-NEXT: [[TMP69:%.*]] = shl i32 [[TMP68]], 17 ; CHECK-NEXT: [[TMP69:%.*]] = shl i32 [[TMP68]], 17
; CHECK-NEXT: [[TMP70:%.*]] = ashr i32 [[TMP69]], 17 ; CHECK-NEXT: [[TMP70:%.*]] = ashr i32 [[TMP69]], 17
; CHECK-NEXT: [[TMP71:%.*]] = trunc i32 [[TMP70]] to i15 ; CHECK-NEXT: [[TMP71:%.*]] = trunc i32 [[TMP70]] to i15
; CHECK-NEXT: [[TMP72:%.*]] = insertelement <3 x i15> [[TMP48]], i15 [[TMP71]], i64 2 ; CHECK-NEXT: [[TMP72:%.*]] = insertelement <3 x i15> [[TMP48]], i15 [[TMP71]], i64 2
; CHECK-NEXT: store <3 x i15> [[TMP72]], <3 x i15> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <3 x i15> [[TMP72]], <3 x i15> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_v3i15: ; GCN-LABEL: sdiv_v3i15:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
▲ Show 20 Lines • Show All 141 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP71:%.*]] = select i1 [[TMP70]], i32 [[TMP59]], i32 0 ; CHECK-NEXT: [[TMP71:%.*]] = select i1 [[TMP70]], i32 [[TMP59]], i32 0
; CHECK-NEXT: [[TMP72:%.*]] = add i32 [[TMP67]], [[TMP71]] ; CHECK-NEXT: [[TMP72:%.*]] = add i32 [[TMP67]], [[TMP71]]
; CHECK-NEXT: [[TMP73:%.*]] = mul i32 [[TMP72]], [[TMP56]] ; CHECK-NEXT: [[TMP73:%.*]] = mul i32 [[TMP72]], [[TMP56]]
; CHECK-NEXT: [[TMP74:%.*]] = sub i32 [[TMP55]], [[TMP73]] ; CHECK-NEXT: [[TMP74:%.*]] = sub i32 [[TMP55]], [[TMP73]]
; CHECK-NEXT: [[TMP75:%.*]] = shl i32 [[TMP74]], 17 ; CHECK-NEXT: [[TMP75:%.*]] = shl i32 [[TMP74]], 17
; CHECK-NEXT: [[TMP76:%.*]] = ashr i32 [[TMP75]], 17 ; CHECK-NEXT: [[TMP76:%.*]] = ashr i32 [[TMP75]], 17
; CHECK-NEXT: [[TMP77:%.*]] = trunc i32 [[TMP76]] to i15 ; CHECK-NEXT: [[TMP77:%.*]] = trunc i32 [[TMP76]] to i15
; CHECK-NEXT: [[TMP78:%.*]] = insertelement <3 x i15> [[TMP52]], i15 [[TMP77]], i64 2 ; CHECK-NEXT: [[TMP78:%.*]] = insertelement <3 x i15> [[TMP52]], i15 [[TMP77]], i64 2
; CHECK-NEXT: store <3 x i15> [[TMP78]], <3 x i15> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <3 x i15> [[TMP78]], <3 x i15> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_v3i15: ; GCN-LABEL: srem_v3i15:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
▲ Show 20 Lines • Show All 78 Lines • ▼ Show 20 Lines; GCN-NEXT: s_endpgm
%r = srem <3 x i15> %x, %y %r = srem <3 x i15> %x, %y
store <3 x i15> %r, <3 x i15> addrspace(1)* %out store <3 x i15> %r, <3 x i15> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @udiv_i32_oddk_denom(i32 addrspace(1)* %out, i32 %x) { define amdgpu_kernel void @udiv_i32_oddk_denom(i32 addrspace(1)* %out, i32 %x) {
; CHECK-LABEL: @udiv_i32_oddk_denom( ; CHECK-LABEL: @udiv_i32_oddk_denom(
; CHECK-NEXT: [[R:%.*]] = udiv i32 [[X:%.*]], 1235195 ; CHECK-NEXT: [[R:%.*]] = udiv i32 [[X:%.*]], 1235195
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_i32_oddk_denom: ; GCN-LABEL: udiv_i32_oddk_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: v_mov_b32_e32 v0, 0xb2a50881 ; GCN-NEXT: v_mov_b32_e32 v0, 0xb2a50881
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
Show All 9 Lines; GCN-NEXT: s_endpgm
%r = udiv i32 %x, 1235195 %r = udiv i32 %x, 1235195
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @udiv_i32_pow2k_denom(i32 addrspace(1)* %out, i32 %x) { define amdgpu_kernel void @udiv_i32_pow2k_denom(i32 addrspace(1)* %out, i32 %x) {
; CHECK-LABEL: @udiv_i32_pow2k_denom( ; CHECK-LABEL: @udiv_i32_pow2k_denom(
; CHECK-NEXT: [[R:%.*]] = udiv i32 [[X:%.*]], 4096 ; CHECK-NEXT: [[R:%.*]] = udiv i32 [[X:%.*]], 4096
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_i32_pow2k_denom: ; GCN-LABEL: udiv_i32_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_lshr_b32 s0, s0, 12 ; GCN-NEXT: s_lshr_b32 s0, s0, 12
; GCN-NEXT: v_mov_b32_e32 v0, s0 ; GCN-NEXT: v_mov_b32_e32 v0, s0
; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = udiv i32 %x, 4096 %r = udiv i32 %x, 4096
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @udiv_i32_pow2_shl_denom(i32 addrspace(1)* %out, i32 %x, i32 %y) { define amdgpu_kernel void @udiv_i32_pow2_shl_denom(i32 addrspace(1)* %out, i32 %x, i32 %y) {
; CHECK-LABEL: @udiv_i32_pow2_shl_denom( ; CHECK-LABEL: @udiv_i32_pow2_shl_denom(
; CHECK-NEXT: [[SHL_Y:%.*]] = shl i32 4096, [[Y:%.*]] ; CHECK-NEXT: [[SHL_Y:%.*]] = shl i32 4096, [[Y:%.*]]
; CHECK-NEXT: [[R:%.*]] = udiv i32 [[X:%.*]], [[SHL_Y]] ; CHECK-NEXT: [[R:%.*]] = udiv i32 [[X:%.*]], [[SHL_Y]]
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_i32_pow2_shl_denom: ; GCN-LABEL: udiv_i32_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 12 Lines
define amdgpu_kernel void @udiv_v2i32_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) { define amdgpu_kernel void @udiv_v2i32_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) {
; CHECK-LABEL: @udiv_v2i32_pow2k_denom( ; CHECK-LABEL: @udiv_v2i32_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = udiv i32 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = udiv i32 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = udiv i32 [[TMP4]], 4096 ; CHECK-NEXT: [[TMP5:%.*]] = udiv i32 [[TMP4]], 4096
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_v2i32_pow2k_denom: ; GCN-LABEL: udiv_v2i32_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 12 Lines
define amdgpu_kernel void @udiv_v2i32_mixed_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) { define amdgpu_kernel void @udiv_v2i32_mixed_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) {
; CHECK-LABEL: @udiv_v2i32_mixed_pow2k_denom( ; CHECK-LABEL: @udiv_v2i32_mixed_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = udiv i32 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = udiv i32 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = udiv i32 [[TMP4]], 4095 ; CHECK-NEXT: [[TMP5:%.*]] = udiv i32 [[TMP4]], 4095
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_v2i32_mixed_pow2k_denom: ; GCN-LABEL: udiv_v2i32_mixed_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb
; GCN-NEXT: v_mov_b32_e32 v0, 0x100101 ; GCN-NEXT: v_mov_b32_e32 v0, 0x100101
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
Show All 15 Lines
define amdgpu_kernel void @udiv_v2i32_pow2_shl_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x, <2 x i32> %y) { define amdgpu_kernel void @udiv_v2i32_pow2_shl_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x, <2 x i32> %y) {
; CHECK-LABEL: @udiv_v2i32_pow2_shl_denom( ; CHECK-LABEL: @udiv_v2i32_pow2_shl_denom(
; CHECK-NEXT: [[SHL_Y:%.*]] = shl <2 x i32> <i32 4096, i32 4096>, [[Y:%.*]] ; CHECK-NEXT: [[SHL_Y:%.*]] = shl <2 x i32> <i32 4096, i32 4096>, [[Y:%.*]]
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 0 ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 0
; CHECK-NEXT: [[TMP3:%.*]] = uitofp i32 [[TMP2]] to float ; CHECK-NEXT: [[TMP3:%.*]] = uitofp i32 [[TMP2]] to float
; CHECK-NEXT: [[TMP4:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP3]]) ; CHECK-NEXT: [[TMP4:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP3]])
; CHECK-NEXT: [[TMP5:%.*]] = fmul fast float [[TMP4]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP5:%.*]] = fmul fast float [[TMP4]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP6:%.*]] = fptoui float [[TMP5]] to i32 ; CHECK-NEXT: [[TMP6:%.*]] = fptoui float [[TMP5]] to i32
; CHECK-NEXT: [[TMP7:%.*]] = zext i32 [[TMP6]] to i64 ; CHECK-NEXT: [[TMP7:%.*]] = sub i32 0, [[TMP2]]
; CHECK-NEXT: [[TMP8:%.*]] = zext i32 [[TMP2]] to i64 ; CHECK-NEXT: [[TMP8:%.*]] = mul i32 [[TMP7]], [[TMP6]]
; CHECK-NEXT: [[TMP9:%.*]] = mul i64 [[TMP7]], [[TMP8]] ; CHECK-NEXT: [[TMP9:%.*]] = zext i32 [[TMP6]] to i64
; CHECK-NEXT: [[TMP10:%.*]] = trunc i64 [[TMP9]] to i32 ; CHECK-NEXT: [[TMP10:%.*]] = zext i32 [[TMP8]] to i64
; CHECK-NEXT: [[TMP11:%.*]] = lshr i64 [[TMP9]], 32 ; CHECK-NEXT: [[TMP11:%.*]] = mul i64 [[TMP9]], [[TMP10]]
; CHECK-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32 ; CHECK-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32
; CHECK-NEXT: [[TMP13:%.*]] = sub i32 0, [[TMP10]] ; CHECK-NEXT: [[TMP13:%.*]] = lshr i64 [[TMP11]], 32
; CHECK-NEXT: [[TMP14:%.*]] = icmp eq i32 [[TMP12]], 0 ; CHECK-NEXT: [[TMP14:%.*]] = trunc i64 [[TMP13]] to i32
; CHECK-NEXT: [[TMP15:%.*]] = select i1 [[TMP14]], i32 [[TMP13]], i32 [[TMP10]] ; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP6]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP15]] to i64 ; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP1]] to i64
; CHECK-NEXT: [[TMP17:%.*]] = zext i32 [[TMP6]] to i64 ; CHECK-NEXT: [[TMP17:%.*]] = zext i32 [[TMP15]] to i64
; CHECK-NEXT: [[TMP18:%.*]] = mul i64 [[TMP16]], [[TMP17]] ; CHECK-NEXT: [[TMP18:%.*]] = mul i64 [[TMP16]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32
; CHECK-NEXT: [[TMP20:%.*]] = lshr i64 [[TMP18]], 32 ; CHECK-NEXT: [[TMP20:%.*]] = lshr i64 [[TMP18]], 32
; CHECK-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32 ; CHECK-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32
; CHECK-NEXT: [[TMP22:%.*]] = add i32 [[TMP6]], [[TMP21]] ; CHECK-NEXT: [[TMP22:%.*]] = mul i32 [[TMP21]], [[TMP2]]
; CHECK-NEXT: [[TMP23:%.*]] = sub i32 [[TMP6]], [[TMP21]] ; CHECK-NEXT: [[TMP23:%.*]] = sub i32 [[TMP1]], [[TMP22]]
; CHECK-NEXT: [[TMP24:%.*]] = select i1 [[TMP14]], i32 [[TMP22]], i32 [[TMP23]] ; CHECK-NEXT: [[TMP24:%.*]] = icmp uge i32 [[TMP23]], [[TMP2]]
; CHECK-NEXT: [[TMP25:%.*]] = zext i32 [[TMP24]] to i64 ; CHECK-NEXT: [[TMP25:%.*]] = add i32 [[TMP21]], 1
; CHECK-NEXT: [[TMP26:%.*]] = zext i32 [[TMP1]] to i64 ; CHECK-NEXT: [[TMP26:%.*]] = select i1 [[TMP24]], i32 [[TMP25]], i32 [[TMP21]]
; CHECK-NEXT: [[TMP27:%.*]] = mul i64 [[TMP25]], [[TMP26]] ; CHECK-NEXT: [[TMP27:%.*]] = sub i32 [[TMP23]], [[TMP2]]
; CHECK-NEXT: [[TMP28:%.*]] = trunc i64 [[TMP27]] to i32 ; CHECK-NEXT: [[TMP28:%.*]] = select i1 [[TMP24]], i32 [[TMP27]], i32 [[TMP23]]
; CHECK-NEXT: [[TMP29:%.*]] = lshr i64 [[TMP27]], 32 ; CHECK-NEXT: [[TMP29:%.*]] = icmp uge i32 [[TMP28]], [[TMP2]]
; CHECK-NEXT: [[TMP30:%.*]] = trunc i64 [[TMP29]] to i32 ; CHECK-NEXT: [[TMP30:%.*]] = add i32 [[TMP26]], 1
; CHECK-NEXT: [[TMP31:%.*]] = mul i32 [[TMP30]], [[TMP2]] ; CHECK-NEXT: [[TMP31:%.*]] = select i1 [[TMP29]], i32 [[TMP30]], i32 [[TMP26]]
; CHECK-NEXT: [[TMP32:%.*]] = sub i32 [[TMP1]], [[TMP31]] ; CHECK-NEXT: [[TMP32:%.*]] = insertelement <2 x i32> undef, i32 [[TMP31]], i64 0
; CHECK-NEXT: [[TMP33:%.*]] = icmp uge i32 [[TMP32]], [[TMP2]] ; CHECK-NEXT: [[TMP33:%.*]] = extractelement <2 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP34:%.*]] = icmp uge i32 [[TMP1]], [[TMP31]] ; CHECK-NEXT: [[TMP34:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 1
; CHECK-NEXT: [[TMP35:%.*]] = and i1 [[TMP33]], [[TMP34]] ; CHECK-NEXT: [[TMP35:%.*]] = uitofp i32 [[TMP34]] to float
; CHECK-NEXT: [[TMP36:%.*]] = add i32 [[TMP30]], 1 ; CHECK-NEXT: [[TMP36:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP35]])
; CHECK-NEXT: [[TMP37:%.*]] = sub i32 [[TMP30]], 1 ; CHECK-NEXT: [[TMP37:%.*]] = fmul fast float [[TMP36]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP38:%.*]] = select i1 [[TMP35]], i32 [[TMP36]], i32 [[TMP30]] ; CHECK-NEXT: [[TMP38:%.*]] = fptoui float [[TMP37]] to i32
; CHECK-NEXT: [[TMP39:%.*]] = select i1 [[TMP34]], i32 [[TMP38]], i32 [[TMP37]] ; CHECK-NEXT: [[TMP39:%.*]] = sub i32 0, [[TMP34]]
; CHECK-NEXT: [[TMP40:%.*]] = insertelement <2 x i32> undef, i32 [[TMP39]], i64 0 ; CHECK-NEXT: [[TMP40:%.*]] = mul i32 [[TMP39]], [[TMP38]]
; CHECK-NEXT: [[TMP41:%.*]] = extractelement <2 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP41:%.*]] = zext i32 [[TMP38]] to i64
; CHECK-NEXT: [[TMP42:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 1 ; CHECK-NEXT: [[TMP42:%.*]] = zext i32 [[TMP40]] to i64
; CHECK-NEXT: [[TMP43:%.*]] = uitofp i32 [[TMP42]] to float ; CHECK-NEXT: [[TMP43:%.*]] = mul i64 [[TMP41]], [[TMP42]]
; CHECK-NEXT: [[TMP44:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP43]]) ; CHECK-NEXT: [[TMP44:%.*]] = trunc i64 [[TMP43]] to i32
; CHECK-NEXT: [[TMP45:%.*]] = fmul fast float [[TMP44]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP45:%.*]] = lshr i64 [[TMP43]], 32
; CHECK-NEXT: [[TMP46:%.*]] = fptoui float [[TMP45]] to i32 ; CHECK-NEXT: [[TMP46:%.*]] = trunc i64 [[TMP45]] to i32
; CHECK-NEXT: [[TMP47:%.*]] = zext i32 [[TMP46]] to i64 ; CHECK-NEXT: [[TMP47:%.*]] = add i32 [[TMP38]], [[TMP46]]
; CHECK-NEXT: [[TMP48:%.*]] = zext i32 [[TMP42]] to i64 ; CHECK-NEXT: [[TMP48:%.*]] = zext i32 [[TMP33]] to i64
; CHECK-NEXT: [[TMP49:%.*]] = mul i64 [[TMP47]], [[TMP48]] ; CHECK-NEXT: [[TMP49:%.*]] = zext i32 [[TMP47]] to i64
; CHECK-NEXT: [[TMP50:%.*]] = trunc i64 [[TMP49]] to i32 ; CHECK-NEXT: [[TMP50:%.*]] = mul i64 [[TMP48]], [[TMP49]]
; CHECK-NEXT: [[TMP51:%.*]] = lshr i64 [[TMP49]], 32 ; CHECK-NEXT: [[TMP51:%.*]] = trunc i64 [[TMP50]] to i32
; CHECK-NEXT: [[TMP52:%.*]] = trunc i64 [[TMP51]] to i32 ; CHECK-NEXT: [[TMP52:%.*]] = lshr i64 [[TMP50]], 32
; CHECK-NEXT: [[TMP53:%.*]] = sub i32 0, [[TMP50]] ; CHECK-NEXT: [[TMP53:%.*]] = trunc i64 [[TMP52]] to i32
; CHECK-NEXT: [[TMP54:%.*]] = icmp eq i32 [[TMP52]], 0 ; CHECK-NEXT: [[TMP54:%.*]] = mul i32 [[TMP53]], [[TMP34]]
; CHECK-NEXT: [[TMP55:%.*]] = select i1 [[TMP54]], i32 [[TMP53]], i32 [[TMP50]] ; CHECK-NEXT: [[TMP55:%.*]] = sub i32 [[TMP33]], [[TMP54]]
; CHECK-NEXT: [[TMP56:%.*]] = zext i32 [[TMP55]] to i64 ; CHECK-NEXT: [[TMP56:%.*]] = icmp uge i32 [[TMP55]], [[TMP34]]
; CHECK-NEXT: [[TMP57:%.*]] = zext i32 [[TMP46]] to i64 ; CHECK-NEXT: [[TMP57:%.*]] = add i32 [[TMP53]], 1
; CHECK-NEXT: [[TMP58:%.*]] = mul i64 [[TMP56]], [[TMP57]] ; CHECK-NEXT: [[TMP58:%.*]] = select i1 [[TMP56]], i32 [[TMP57]], i32 [[TMP53]]
; CHECK-NEXT: [[TMP59:%.*]] = trunc i64 [[TMP58]] to i32 ; CHECK-NEXT: [[TMP59:%.*]] = sub i32 [[TMP55]], [[TMP34]]
; CHECK-NEXT: [[TMP60:%.*]] = lshr i64 [[TMP58]], 32 ; CHECK-NEXT: [[TMP60:%.*]] = select i1 [[TMP56]], i32 [[TMP59]], i32 [[TMP55]]
; CHECK-NEXT: [[TMP61:%.*]] = trunc i64 [[TMP60]] to i32 ; CHECK-NEXT: [[TMP61:%.*]] = icmp uge i32 [[TMP60]], [[TMP34]]
; CHECK-NEXT: [[TMP62:%.*]] = add i32 [[TMP46]], [[TMP61]] ; CHECK-NEXT: [[TMP62:%.*]] = add i32 [[TMP58]], 1
; CHECK-NEXT: [[TMP63:%.*]] = sub i32 [[TMP46]], [[TMP61]] ; CHECK-NEXT: [[TMP63:%.*]] = select i1 [[TMP61]], i32 [[TMP62]], i32 [[TMP58]]
; CHECK-NEXT: [[TMP64:%.*]] = select i1 [[TMP54]], i32 [[TMP62]], i32 [[TMP63]] ; CHECK-NEXT: [[TMP64:%.*]] = insertelement <2 x i32> [[TMP32]], i32 [[TMP63]], i64 1
; CHECK-NEXT: [[TMP65:%.*]] = zext i32 [[TMP64]] to i64 ; CHECK-NEXT: store <2 x i32> [[TMP64]], <2 x i32> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: [[TMP66:%.*]] = zext i32 [[TMP41]] to i64
; CHECK-NEXT: [[TMP67:%.*]] = mul i64 [[TMP65]], [[TMP66]]
; CHECK-NEXT: [[TMP68:%.*]] = trunc i64 [[TMP67]] to i32
; CHECK-NEXT: [[TMP69:%.*]] = lshr i64 [[TMP67]], 32
; CHECK-NEXT: [[TMP70:%.*]] = trunc i64 [[TMP69]] to i32
; CHECK-NEXT: [[TMP71:%.*]] = mul i32 [[TMP70]], [[TMP42]]
; CHECK-NEXT: [[TMP72:%.*]] = sub i32 [[TMP41]], [[TMP71]]
; CHECK-NEXT: [[TMP73:%.*]] = icmp uge i32 [[TMP72]], [[TMP42]]
; CHECK-NEXT: [[TMP74:%.*]] = icmp uge i32 [[TMP41]], [[TMP71]]
; CHECK-NEXT: [[TMP75:%.*]] = and i1 [[TMP73]], [[TMP74]]
; CHECK-NEXT: [[TMP76:%.*]] = add i32 [[TMP70]], 1
; CHECK-NEXT: [[TMP77:%.*]] = sub i32 [[TMP70]], 1
; CHECK-NEXT: [[TMP78:%.*]] = select i1 [[TMP75]], i32 [[TMP76]], i32 [[TMP70]]
; CHECK-NEXT: [[TMP79:%.*]] = select i1 [[TMP74]], i32 [[TMP78]], i32 [[TMP77]]
; CHECK-NEXT: [[TMP80:%.*]] = insertelement <2 x i32> [[TMP40]], i32 [[TMP79]], i64 1
; CHECK-NEXT: store <2 x i32> [[TMP80]], <2 x i32> addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_v2i32_pow2_shl_denom: ; GCN-LABEL: udiv_v2i32_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xd
; GCN-NEXT: s_movk_i32 s4, 0x1000 ; GCN-NEXT: s_movk_i32 s4, 0x1000
; GCN-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_lshl_b32 s2, s4, s2 ; GCN-NEXT: s_lshl_b32 s5, s4, s2
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s2 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s5
; GCN-NEXT: s_lshl_b32 s10, s4, s3 ; GCN-NEXT: s_lshl_b32 s10, s4, s3
; GCN-NEXT: s_mov_b32 s3, 0x4f800000 ; GCN-NEXT: s_mov_b32 s3, 0x4f7ffffe
; GCN-NEXT: v_cvt_f32_u32_e32 v1, s10 ; GCN-NEXT: v_cvt_f32_u32_e32 v1, s10
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_sub_i32 s2, 0, s5
; GCN-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0xb
; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1 ; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GCN-NEXT: v_mul_f32_e32 v0, s3, v0 ; GCN-NEXT: v_mul_f32_e32 v0, s3, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: v_mul_f32_e32 v1, s3, v1 ; GCN-NEXT: v_mul_f32_e32 v1, s3, v1
; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1
; GCN-NEXT: v_mul_lo_u32 v2, v0, s2 ; GCN-NEXT: v_mul_lo_u32 v2, s2, v0
; GCN-NEXT: v_mul_hi_u32 v3, v0, s2 ; GCN-NEXT: s_sub_i32 s2, 0, s10
; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v2 ; GCN-NEXT: v_mul_lo_u32 v3, s2, v1
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v3 ; GCN-NEXT: v_mul_hi_u32 v2, v0, v2
; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v4, s[0:1] ; GCN-NEXT: v_add_i32_e32 v0, vcc, v2, v0
; GCN-NEXT: v_mul_hi_u32 v2, v2, v0 ; GCN-NEXT: v_mul_hi_u32 v0, s8, v0
; GCN-NEXT: v_mul_lo_u32 v3, v1, s10 ; GCN-NEXT: v_mul_hi_u32 v2, v1, v3
; GCN-NEXT: v_add_i32_e32 v4, vcc, v2, v0 ; GCN-NEXT: v_mul_lo_u32 v3, v0, s5
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v2, v0 ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v0
; GCN-NEXT: v_mul_hi_u32 v2, v1, s10 ; GCN-NEXT: v_sub_i32_e32 v3, vcc, s8, v3
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v4, s[0:1] ; GCN-NEXT: v_cmp_le_u32_e64 s[2:3], s5, v3
; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v3 ; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v4, s[2:3]
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, s5, v3
; GCN-NEXT: v_mul_hi_u32 v0, v0, s8 ; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v4, s[2:3]
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2 ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v0
; GCN-NEXT: v_cndmask_b32_e64 v2, v3, v4, s[0:1] ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s5, v3
; GCN-NEXT: v_mul_hi_u32 v2, v2, v1 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; GCN-NEXT: v_mul_lo_u32 v5, v0, s2 ; GCN-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; GCN-NEXT: v_add_i32_e32 v4, vcc, v2, v1 ; GCN-NEXT: v_mul_hi_u32 v1, s9, v1
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v2, v1 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v4, s[0:1] ; GCN-NEXT: v_mul_lo_u32 v2, v1, s10
; GCN-NEXT: v_mul_hi_u32 v1, v1, s9 ; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v1
; GCN-NEXT: v_sub_i32_e32 v3, vcc, s8, v5 ; GCN-NEXT: v_sub_i32_e32 v2, vcc, s9, v2
; GCN-NEXT: v_cmp_le_u32_e64 s[2:3], s2, v3
; GCN-NEXT: v_add_i32_e32 v3, vcc, -1, v0
; GCN-NEXT: v_mul_lo_u32 v4, v1, s10
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], s8, v5
; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; GCN-NEXT: s_and_b64 vcc, s[2:3], s[0:1]
; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GCN-NEXT: v_sub_i32_e32 v2, vcc, s9, v4
; GCN-NEXT: v_cndmask_b32_e64 v0, v3, v0, s[0:1]
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s10, v2 ; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s10, v2
; GCN-NEXT: v_add_i32_e32 v2, vcc, -1, v1 ; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[0:1]
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s9, v4 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s10, v2
; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v3, s[0:1]
; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v1 ; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v1
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s10, v2
; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
; GCN-NEXT: v_cndmask_b32_e64 v1, v2, v1, s[2:3] ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0 ; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y %shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y
%r = udiv <2 x i32> %x, %shl.y %r = udiv <2 x i32> %x, %shl.y
store <2 x i32> %r, <2 x i32> addrspace(1)* %out store <2 x i32> %r, <2 x i32> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @urem_i32_oddk_denom(i32 addrspace(1)* %out, i32 %x) { define amdgpu_kernel void @urem_i32_oddk_denom(i32 addrspace(1)* %out, i32 %x) {
; CHECK-LABEL: @urem_i32_oddk_denom( ; CHECK-LABEL: @urem_i32_oddk_denom(
; CHECK-NEXT: [[R:%.*]] = urem i32 [[X:%.*]], 1235195 ; CHECK-NEXT: [[R:%.*]] = urem i32 [[X:%.*]], 1235195
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_i32_oddk_denom: ; GCN-LABEL: urem_i32_oddk_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: v_mov_b32_e32 v0, 0xb2a50881 ; GCN-NEXT: v_mov_b32_e32 v0, 0xb2a50881
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
Show All 11 Lines; GCN-NEXT: s_endpgm
%r = urem i32 %x, 1235195 %r = urem i32 %x, 1235195
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @urem_i32_pow2k_denom(i32 addrspace(1)* %out, i32 %x) { define amdgpu_kernel void @urem_i32_pow2k_denom(i32 addrspace(1)* %out, i32 %x) {
; CHECK-LABEL: @urem_i32_pow2k_denom( ; CHECK-LABEL: @urem_i32_pow2k_denom(
; CHECK-NEXT: [[R:%.*]] = urem i32 [[X:%.*]], 4096 ; CHECK-NEXT: [[R:%.*]] = urem i32 [[X:%.*]], 4096
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_i32_pow2k_denom: ; GCN-LABEL: urem_i32_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_and_b32 s0, s0, 0xfff ; GCN-NEXT: s_and_b32 s0, s0, 0xfff
; GCN-NEXT: v_mov_b32_e32 v0, s0 ; GCN-NEXT: v_mov_b32_e32 v0, s0
; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = urem i32 %x, 4096 %r = urem i32 %x, 4096
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @urem_i32_pow2_shl_denom(i32 addrspace(1)* %out, i32 %x, i32 %y) { define amdgpu_kernel void @urem_i32_pow2_shl_denom(i32 addrspace(1)* %out, i32 %x, i32 %y) {
; CHECK-LABEL: @urem_i32_pow2_shl_denom( ; CHECK-LABEL: @urem_i32_pow2_shl_denom(
; CHECK-NEXT: [[SHL_Y:%.*]] = shl i32 4096, [[Y:%.*]] ; CHECK-NEXT: [[SHL_Y:%.*]] = shl i32 4096, [[Y:%.*]]
; CHECK-NEXT: [[R:%.*]] = urem i32 [[X:%.*]], [[SHL_Y]] ; CHECK-NEXT: [[R:%.*]] = urem i32 [[X:%.*]], [[SHL_Y]]
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_i32_pow2_shl_denom: ; GCN-LABEL: urem_i32_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 13 Lines
define amdgpu_kernel void @urem_v2i32_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) { define amdgpu_kernel void @urem_v2i32_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) {
; CHECK-LABEL: @urem_v2i32_pow2k_denom( ; CHECK-LABEL: @urem_v2i32_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = urem i32 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = urem i32 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = urem i32 [[TMP4]], 4096 ; CHECK-NEXT: [[TMP5:%.*]] = urem i32 [[TMP4]], 4096
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_v2i32_pow2k_denom: ; GCN-LABEL: urem_v2i32_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb
; GCN-NEXT: s_movk_i32 s2, 0xfff ; GCN-NEXT: s_movk_i32 s2, 0xfff
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
Show All 12 Lines
define amdgpu_kernel void @urem_v2i32_pow2_shl_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x, <2 x i32> %y) { define amdgpu_kernel void @urem_v2i32_pow2_shl_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x, <2 x i32> %y) {
; CHECK-LABEL: @urem_v2i32_pow2_shl_denom( ; CHECK-LABEL: @urem_v2i32_pow2_shl_denom(
; CHECK-NEXT: [[SHL_Y:%.*]] = shl <2 x i32> <i32 4096, i32 4096>, [[Y:%.*]] ; CHECK-NEXT: [[SHL_Y:%.*]] = shl <2 x i32> <i32 4096, i32 4096>, [[Y:%.*]]
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 0 ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 0
; CHECK-NEXT: [[TMP3:%.*]] = uitofp i32 [[TMP2]] to float ; CHECK-NEXT: [[TMP3:%.*]] = uitofp i32 [[TMP2]] to float
; CHECK-NEXT: [[TMP4:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP3]]) ; CHECK-NEXT: [[TMP4:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP3]])
; CHECK-NEXT: [[TMP5:%.*]] = fmul fast float [[TMP4]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP5:%.*]] = fmul fast float [[TMP4]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP6:%.*]] = fptoui float [[TMP5]] to i32 ; CHECK-NEXT: [[TMP6:%.*]] = fptoui float [[TMP5]] to i32
; CHECK-NEXT: [[TMP7:%.*]] = zext i32 [[TMP6]] to i64 ; CHECK-NEXT: [[TMP7:%.*]] = sub i32 0, [[TMP2]]
; CHECK-NEXT: [[TMP8:%.*]] = zext i32 [[TMP2]] to i64 ; CHECK-NEXT: [[TMP8:%.*]] = mul i32 [[TMP7]], [[TMP6]]
; CHECK-NEXT: [[TMP9:%.*]] = mul i64 [[TMP7]], [[TMP8]] ; CHECK-NEXT: [[TMP9:%.*]] = zext i32 [[TMP6]] to i64
; CHECK-NEXT: [[TMP10:%.*]] = trunc i64 [[TMP9]] to i32 ; CHECK-NEXT: [[TMP10:%.*]] = zext i32 [[TMP8]] to i64
; CHECK-NEXT: [[TMP11:%.*]] = lshr i64 [[TMP9]], 32 ; CHECK-NEXT: [[TMP11:%.*]] = mul i64 [[TMP9]], [[TMP10]]
; CHECK-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32 ; CHECK-NEXT: [[TMP12:%.*]] = trunc i64 [[TMP11]] to i32
; CHECK-NEXT: [[TMP13:%.*]] = sub i32 0, [[TMP10]] ; CHECK-NEXT: [[TMP13:%.*]] = lshr i64 [[TMP11]], 32
; CHECK-NEXT: [[TMP14:%.*]] = icmp eq i32 [[TMP12]], 0 ; CHECK-NEXT: [[TMP14:%.*]] = trunc i64 [[TMP13]] to i32
; CHECK-NEXT: [[TMP15:%.*]] = select i1 [[TMP14]], i32 [[TMP13]], i32 [[TMP10]] ; CHECK-NEXT: [[TMP15:%.*]] = add i32 [[TMP6]], [[TMP14]]
; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP15]] to i64 ; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP1]] to i64
; CHECK-NEXT: [[TMP17:%.*]] = zext i32 [[TMP6]] to i64 ; CHECK-NEXT: [[TMP17:%.*]] = zext i32 [[TMP15]] to i64
; CHECK-NEXT: [[TMP18:%.*]] = mul i64 [[TMP16]], [[TMP17]] ; CHECK-NEXT: [[TMP18:%.*]] = mul i64 [[TMP16]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32
; CHECK-NEXT: [[TMP20:%.*]] = lshr i64 [[TMP18]], 32 ; CHECK-NEXT: [[TMP20:%.*]] = lshr i64 [[TMP18]], 32
; CHECK-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32 ; CHECK-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32
; CHECK-NEXT: [[TMP22:%.*]] = add i32 [[TMP6]], [[TMP21]] ; CHECK-NEXT: [[TMP22:%.*]] = mul i32 [[TMP21]], [[TMP2]]
; CHECK-NEXT: [[TMP23:%.*]] = sub i32 [[TMP6]], [[TMP21]] ; CHECK-NEXT: [[TMP23:%.*]] = sub i32 [[TMP1]], [[TMP22]]
; CHECK-NEXT: [[TMP24:%.*]] = select i1 [[TMP14]], i32 [[TMP22]], i32 [[TMP23]] ; CHECK-NEXT: [[TMP24:%.*]] = icmp uge i32 [[TMP23]], [[TMP2]]
; CHECK-NEXT: [[TMP25:%.*]] = zext i32 [[TMP24]] to i64 ; CHECK-NEXT: [[TMP25:%.*]] = sub i32 [[TMP23]], [[TMP2]]
; CHECK-NEXT: [[TMP26:%.*]] = zext i32 [[TMP1]] to i64 ; CHECK-NEXT: [[TMP26:%.*]] = select i1 [[TMP24]], i32 [[TMP25]], i32 [[TMP23]]
; CHECK-NEXT: [[TMP27:%.*]] = mul i64 [[TMP25]], [[TMP26]] ; CHECK-NEXT: [[TMP27:%.*]] = icmp uge i32 [[TMP26]], [[TMP2]]
; CHECK-NEXT: [[TMP28:%.*]] = trunc i64 [[TMP27]] to i32 ; CHECK-NEXT: [[TMP28:%.*]] = sub i32 [[TMP26]], [[TMP2]]
; CHECK-NEXT: [[TMP29:%.*]] = lshr i64 [[TMP27]], 32 ; CHECK-NEXT: [[TMP29:%.*]] = select i1 [[TMP27]], i32 [[TMP28]], i32 [[TMP26]]
; CHECK-NEXT: [[TMP30:%.*]] = trunc i64 [[TMP29]] to i32 ; CHECK-NEXT: [[TMP30:%.*]] = insertelement <2 x i32> undef, i32 [[TMP29]], i64 0
; CHECK-NEXT: [[TMP31:%.*]] = mul i32 [[TMP30]], [[TMP2]] ; CHECK-NEXT: [[TMP31:%.*]] = extractelement <2 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP32:%.*]] = sub i32 [[TMP1]], [[TMP31]] ; CHECK-NEXT: [[TMP32:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 1
; CHECK-NEXT: [[TMP33:%.*]] = icmp uge i32 [[TMP32]], [[TMP2]] ; CHECK-NEXT: [[TMP33:%.*]] = uitofp i32 [[TMP32]] to float
; CHECK-NEXT: [[TMP34:%.*]] = icmp uge i32 [[TMP1]], [[TMP31]] ; CHECK-NEXT: [[TMP34:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP33]])
; CHECK-NEXT: [[TMP35:%.*]] = and i1 [[TMP33]], [[TMP34]] ; CHECK-NEXT: [[TMP35:%.*]] = fmul fast float [[TMP34]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP36:%.*]] = sub i32 [[TMP32]], [[TMP2]] ; CHECK-NEXT: [[TMP36:%.*]] = fptoui float [[TMP35]] to i32
; CHECK-NEXT: [[TMP37:%.*]] = add i32 [[TMP32]], [[TMP2]] ; CHECK-NEXT: [[TMP37:%.*]] = sub i32 0, [[TMP32]]
; CHECK-NEXT: [[TMP38:%.*]] = select i1 [[TMP35]], i32 [[TMP36]], i32 [[TMP32]] ; CHECK-NEXT: [[TMP38:%.*]] = mul i32 [[TMP37]], [[TMP36]]
; CHECK-NEXT: [[TMP39:%.*]] = select i1 [[TMP34]], i32 [[TMP38]], i32 [[TMP37]] ; CHECK-NEXT: [[TMP39:%.*]] = zext i32 [[TMP36]] to i64
; CHECK-NEXT: [[TMP40:%.*]] = insertelement <2 x i32> undef, i32 [[TMP39]], i64 0 ; CHECK-NEXT: [[TMP40:%.*]] = zext i32 [[TMP38]] to i64
; CHECK-NEXT: [[TMP41:%.*]] = extractelement <2 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP41:%.*]] = mul i64 [[TMP39]], [[TMP40]]
; CHECK-NEXT: [[TMP42:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 1 ; CHECK-NEXT: [[TMP42:%.*]] = trunc i64 [[TMP41]] to i32
; CHECK-NEXT: [[TMP43:%.*]] = uitofp i32 [[TMP42]] to float ; CHECK-NEXT: [[TMP43:%.*]] = lshr i64 [[TMP41]], 32
; CHECK-NEXT: [[TMP44:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP43]]) ; CHECK-NEXT: [[TMP44:%.*]] = trunc i64 [[TMP43]] to i32
; CHECK-NEXT: [[TMP45:%.*]] = fmul fast float [[TMP44]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP45:%.*]] = add i32 [[TMP36]], [[TMP44]]
; CHECK-NEXT: [[TMP46:%.*]] = fptoui float [[TMP45]] to i32 ; CHECK-NEXT: [[TMP46:%.*]] = zext i32 [[TMP31]] to i64
; CHECK-NEXT: [[TMP47:%.*]] = zext i32 [[TMP46]] to i64 ; CHECK-NEXT: [[TMP47:%.*]] = zext i32 [[TMP45]] to i64
; CHECK-NEXT: [[TMP48:%.*]] = zext i32 [[TMP42]] to i64 ; CHECK-NEXT: [[TMP48:%.*]] = mul i64 [[TMP46]], [[TMP47]]
; CHECK-NEXT: [[TMP49:%.*]] = mul i64 [[TMP47]], [[TMP48]] ; CHECK-NEXT: [[TMP49:%.*]] = trunc i64 [[TMP48]] to i32
; CHECK-NEXT: [[TMP50:%.*]] = trunc i64 [[TMP49]] to i32 ; CHECK-NEXT: [[TMP50:%.*]] = lshr i64 [[TMP48]], 32
; CHECK-NEXT: [[TMP51:%.*]] = lshr i64 [[TMP49]], 32 ; CHECK-NEXT: [[TMP51:%.*]] = trunc i64 [[TMP50]] to i32
; CHECK-NEXT: [[TMP52:%.*]] = trunc i64 [[TMP51]] to i32 ; CHECK-NEXT: [[TMP52:%.*]] = mul i32 [[TMP51]], [[TMP32]]
; CHECK-NEXT: [[TMP53:%.*]] = sub i32 0, [[TMP50]] ; CHECK-NEXT: [[TMP53:%.*]] = sub i32 [[TMP31]], [[TMP52]]
; CHECK-NEXT: [[TMP54:%.*]] = icmp eq i32 [[TMP52]], 0 ; CHECK-NEXT: [[TMP54:%.*]] = icmp uge i32 [[TMP53]], [[TMP32]]
; CHECK-NEXT: [[TMP55:%.*]] = select i1 [[TMP54]], i32 [[TMP53]], i32 [[TMP50]] ; CHECK-NEXT: [[TMP55:%.*]] = sub i32 [[TMP53]], [[TMP32]]
; CHECK-NEXT: [[TMP56:%.*]] = zext i32 [[TMP55]] to i64 ; CHECK-NEXT: [[TMP56:%.*]] = select i1 [[TMP54]], i32 [[TMP55]], i32 [[TMP53]]
; CHECK-NEXT: [[TMP57:%.*]] = zext i32 [[TMP46]] to i64 ; CHECK-NEXT: [[TMP57:%.*]] = icmp uge i32 [[TMP56]], [[TMP32]]
; CHECK-NEXT: [[TMP58:%.*]] = mul i64 [[TMP56]], [[TMP57]] ; CHECK-NEXT: [[TMP58:%.*]] = sub i32 [[TMP56]], [[TMP32]]
; CHECK-NEXT: [[TMP59:%.*]] = trunc i64 [[TMP58]] to i32 ; CHECK-NEXT: [[TMP59:%.*]] = select i1 [[TMP57]], i32 [[TMP58]], i32 [[TMP56]]
; CHECK-NEXT: [[TMP60:%.*]] = lshr i64 [[TMP58]], 32 ; CHECK-NEXT: [[TMP60:%.*]] = insertelement <2 x i32> [[TMP30]], i32 [[TMP59]], i64 1
; CHECK-NEXT: [[TMP61:%.*]] = trunc i64 [[TMP60]] to i32 ; CHECK-NEXT: store <2 x i32> [[TMP60]], <2 x i32> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: [[TMP62:%.*]] = add i32 [[TMP46]], [[TMP61]]
; CHECK-NEXT: [[TMP63:%.*]] = sub i32 [[TMP46]], [[TMP61]]
; CHECK-NEXT: [[TMP64:%.*]] = select i1 [[TMP54]], i32 [[TMP62]], i32 [[TMP63]]
; CHECK-NEXT: [[TMP65:%.*]] = zext i32 [[TMP64]] to i64
; CHECK-NEXT: [[TMP66:%.*]] = zext i32 [[TMP41]] to i64
; CHECK-NEXT: [[TMP67:%.*]] = mul i64 [[TMP65]], [[TMP66]]
; CHECK-NEXT: [[TMP68:%.*]] = trunc i64 [[TMP67]] to i32
; CHECK-NEXT: [[TMP69:%.*]] = lshr i64 [[TMP67]], 32
; CHECK-NEXT: [[TMP70:%.*]] = trunc i64 [[TMP69]] to i32
; CHECK-NEXT: [[TMP71:%.*]] = mul i32 [[TMP70]], [[TMP42]]
; CHECK-NEXT: [[TMP72:%.*]] = sub i32 [[TMP41]], [[TMP71]]
; CHECK-NEXT: [[TMP73:%.*]] = icmp uge i32 [[TMP72]], [[TMP42]]
; CHECK-NEXT: [[TMP74:%.*]] = icmp uge i32 [[TMP41]], [[TMP71]]
; CHECK-NEXT: [[TMP75:%.*]] = and i1 [[TMP73]], [[TMP74]]
; CHECK-NEXT: [[TMP76:%.*]] = sub i32 [[TMP72]], [[TMP42]]
; CHECK-NEXT: [[TMP77:%.*]] = add i32 [[TMP72]], [[TMP42]]
; CHECK-NEXT: [[TMP78:%.*]] = select i1 [[TMP75]], i32 [[TMP76]], i32 [[TMP72]]
; CHECK-NEXT: [[TMP79:%.*]] = select i1 [[TMP74]], i32 [[TMP78]], i32 [[TMP77]]
; CHECK-NEXT: [[TMP80:%.*]] = insertelement <2 x i32> [[TMP40]], i32 [[TMP79]], i64 1
; CHECK-NEXT: store <2 x i32> [[TMP80]], <2 x i32> addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_v2i32_pow2_shl_denom: ; GCN-LABEL: urem_v2i32_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xd
; GCN-NEXT: s_movk_i32 s4, 0x1000 ; GCN-NEXT: s_movk_i32 s4, 0x1000
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0x4f7ffffe
; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_lshl_b32 s10, s4, s2 ; GCN-NEXT: s_lshl_b32 s2, s4, s2
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s10 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s2
; GCN-NEXT: s_mov_b32 s2, 0x4f800000 ; GCN-NEXT: s_lshl_b32 s6, s4, s3
; GCN-NEXT: s_lshl_b32 s11, s4, s3 ; GCN-NEXT: s_sub_i32 s3, 0, s2
; GCN-NEXT: v_cvt_f32_u32_e32 v1, s11 ; GCN-NEXT: v_cvt_f32_u32_e32 v1, s6
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1 ; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GCN-NEXT: v_mul_f32_e32 v0, s2, v0 ; GCN-NEXT: v_mul_f32_e32 v0, s7, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: v_mul_f32_e32 v1, s2, v1 ; GCN-NEXT: v_mul_f32_e32 v1, s7, v1
; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1
; GCN-NEXT: v_mul_lo_u32 v2, v0, s10 ; GCN-NEXT: v_mul_lo_u32 v2, s3, v0
; GCN-NEXT: v_mul_hi_u32 v3, v0, s10 ; GCN-NEXT: s_sub_i32 s3, 0, s6
; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v2 ; GCN-NEXT: v_mul_hi_u32 v2, v0, v2
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v3 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v2, v0
; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v4, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v2, v2, v0
; GCN-NEXT: v_mul_lo_u32 v3, v1, s11
; GCN-NEXT: v_add_i32_e32 v4, vcc, v2, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v2, v0
; GCN-NEXT: v_mul_hi_u32 v2, v1, s11
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v4, s[0:1]
; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v3
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: v_mul_hi_u32 v0, v0, s8 ; GCN-NEXT: v_mul_hi_u32 v0, s4, v0
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2 ; GCN-NEXT: v_mul_lo_u32 v2, s3, v1
; GCN-NEXT: v_cndmask_b32_e64 v2, v3, v4, s[0:1] ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: v_mul_hi_u32 v2, v2, v1 ; GCN-NEXT: v_mul_lo_u32 v0, v0, s2
; GCN-NEXT: v_mul_lo_u32 v0, v0, s10 ; GCN-NEXT: v_mul_hi_u32 v2, v1, v2
; GCN-NEXT: v_add_i32_e32 v5, vcc, v2, v1 ; GCN-NEXT: v_sub_i32_e32 v0, vcc, s4, v0
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v2, v1 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s2, v0
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v5, s[0:1] ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s2, v0
; GCN-NEXT: v_mul_hi_u32 v1, v1, s9 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GCN-NEXT: v_sub_i32_e32 v3, vcc, s8, v0 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s2, v0
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], s8, v0 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s2, v0
; GCN-NEXT: v_cmp_le_u32_e64 s[2:3], s10, v3 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GCN-NEXT: v_mul_lo_u32 v1, v1, s11 ; GCN-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; GCN-NEXT: v_add_i32_e32 v4, vcc, s10, v3 ; GCN-NEXT: v_mul_hi_u32 v1, s5, v1
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s10, v3 ; GCN-NEXT: s_mov_b32 s2, -1
; GCN-NEXT: s_and_b64 vcc, s[2:3], s[0:1] ; GCN-NEXT: v_mul_lo_u32 v1, v1, s6
; GCN-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GCN-NEXT: v_sub_i32_e32 v1, vcc, s5, v1
; GCN-NEXT: v_sub_i32_e32 v2, vcc, s9, v1 ; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s6, v1
; GCN-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[0:1] ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s6, v1
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s9, v1 ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s11, v2 ; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s6, v1
; GCN-NEXT: v_add_i32_e32 v3, vcc, s11, v2 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s6, v1
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s11, v2 ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
; GCN-NEXT: v_cndmask_b32_e32 v1, v2, v1, vcc
; GCN-NEXT: v_cndmask_b32_e64 v1, v3, v1, s[2:3]
; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y %shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y
%r = urem <2 x i32> %x, %shl.y %r = urem <2 x i32> %x, %shl.y
store <2 x i32> %r, <2 x i32> addrspace(1)* %out store <2 x i32> %r, <2 x i32> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @sdiv_i32_oddk_denom(i32 addrspace(1)* %out, i32 %x) { define amdgpu_kernel void @sdiv_i32_oddk_denom(i32 addrspace(1)* %out, i32 %x) {
; CHECK-LABEL: @sdiv_i32_oddk_denom( ; CHECK-LABEL: @sdiv_i32_oddk_denom(
; CHECK-NEXT: [[R:%.*]] = sdiv i32 [[X:%.*]], 1235195 ; CHECK-NEXT: [[R:%.*]] = sdiv i32 [[X:%.*]], 1235195
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_i32_oddk_denom: ; GCN-LABEL: sdiv_i32_oddk_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: v_mov_b32_e32 v0, 0xd9528441 ; GCN-NEXT: v_mov_b32_e32 v0, 0xd9528441
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
Show All 9 Lines; GCN-NEXT: s_endpgm
%r = sdiv i32 %x, 1235195 %r = sdiv i32 %x, 1235195
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @sdiv_i32_pow2k_denom(i32 addrspace(1)* %out, i32 %x) { define amdgpu_kernel void @sdiv_i32_pow2k_denom(i32 addrspace(1)* %out, i32 %x) {
; CHECK-LABEL: @sdiv_i32_pow2k_denom( ; CHECK-LABEL: @sdiv_i32_pow2k_denom(
; CHECK-NEXT: [[R:%.*]] = sdiv i32 [[X:%.*]], 4096 ; CHECK-NEXT: [[R:%.*]] = sdiv i32 [[X:%.*]], 4096
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_i32_pow2k_denom: ; GCN-LABEL: sdiv_i32_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 9 Lines; GCN-NEXT: s_endpgm
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @sdiv_i32_pow2_shl_denom(i32 addrspace(1)* %out, i32 %x, i32 %y) { define amdgpu_kernel void @sdiv_i32_pow2_shl_denom(i32 addrspace(1)* %out, i32 %x, i32 %y) {
; CHECK-LABEL: @sdiv_i32_pow2_shl_denom( ; CHECK-LABEL: @sdiv_i32_pow2_shl_denom(
; CHECK-NEXT: [[SHL_Y:%.*]] = shl i32 4096, [[Y:%.*]] ; CHECK-NEXT: [[SHL_Y:%.*]] = shl i32 4096, [[Y:%.*]]
; CHECK-NEXT: [[R:%.*]] = sdiv i32 [[X:%.*]], [[SHL_Y]] ; CHECK-NEXT: [[R:%.*]] = sdiv i32 [[X:%.*]], [[SHL_Y]]
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_i32_pow2_shl_denom: ; GCN-LABEL: sdiv_i32_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
▲ Show 20 Lines • Show All 42 Lines • ▼ Show 20 Lines
define amdgpu_kernel void @sdiv_v2i32_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) { define amdgpu_kernel void @sdiv_v2i32_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) {
; CHECK-LABEL: @sdiv_v2i32_pow2k_denom( ; CHECK-LABEL: @sdiv_v2i32_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = sdiv i32 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = sdiv i32 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = sdiv i32 [[TMP4]], 4096 ; CHECK-NEXT: [[TMP5:%.*]] = sdiv i32 [[TMP4]], 4096
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_v2i32_pow2k_denom: ; GCN-LABEL: sdiv_v2i32_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 18 Lines
define amdgpu_kernel void @ssdiv_v2i32_mixed_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) { define amdgpu_kernel void @ssdiv_v2i32_mixed_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) {
; CHECK-LABEL: @ssdiv_v2i32_mixed_pow2k_denom( ; CHECK-LABEL: @ssdiv_v2i32_mixed_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = sdiv i32 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = sdiv i32 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = sdiv i32 [[TMP4]], 4095 ; CHECK-NEXT: [[TMP5:%.*]] = sdiv i32 [[TMP4]], 4095
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: ssdiv_v2i32_mixed_pow2k_denom: ; GCN-LABEL: ssdiv_v2i32_mixed_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb
; GCN-NEXT: v_mov_b32_e32 v0, 0x80080081 ; GCN-NEXT: v_mov_b32_e32 v0, 0x80080081
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
Show All 25 Lines
; CHECK-NEXT: [[TMP4:%.*]] = ashr i32 [[TMP2]], 31 ; CHECK-NEXT: [[TMP4:%.*]] = ashr i32 [[TMP2]], 31
; CHECK-NEXT: [[TMP5:%.*]] = xor i32 [[TMP3]], [[TMP4]] ; CHECK-NEXT: [[TMP5:%.*]] = xor i32 [[TMP3]], [[TMP4]]
; CHECK-NEXT: [[TMP6:%.*]] = add i32 [[TMP1]], [[TMP3]] ; CHECK-NEXT: [[TMP6:%.*]] = add i32 [[TMP1]], [[TMP3]]
; CHECK-NEXT: [[TMP7:%.*]] = add i32 [[TMP2]], [[TMP4]] ; CHECK-NEXT: [[TMP7:%.*]] = add i32 [[TMP2]], [[TMP4]]
; CHECK-NEXT: [[TMP8:%.*]] = xor i32 [[TMP6]], [[TMP3]] ; CHECK-NEXT: [[TMP8:%.*]] = xor i32 [[TMP6]], [[TMP3]]
; CHECK-NEXT: [[TMP9:%.*]] = xor i32 [[TMP7]], [[TMP4]] ; CHECK-NEXT: [[TMP9:%.*]] = xor i32 [[TMP7]], [[TMP4]]
; CHECK-NEXT: [[TMP10:%.*]] = uitofp i32 [[TMP9]] to float ; CHECK-NEXT: [[TMP10:%.*]] = uitofp i32 [[TMP9]] to float
; CHECK-NEXT: [[TMP11:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP10]]) ; CHECK-NEXT: [[TMP11:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP10]])
; CHECK-NEXT: [[TMP12:%.*]] = fmul fast float [[TMP11]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP12:%.*]] = fmul fast float [[TMP11]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP13:%.*]] = fptoui float [[TMP12]] to i32 ; CHECK-NEXT: [[TMP13:%.*]] = fptoui float [[TMP12]] to i32
; CHECK-NEXT: [[TMP14:%.*]] = zext i32 [[TMP13]] to i64 ; CHECK-NEXT: [[TMP14:%.*]] = sub i32 0, [[TMP9]]
; CHECK-NEXT: [[TMP15:%.*]] = zext i32 [[TMP9]] to i64 ; CHECK-NEXT: [[TMP15:%.*]] = mul i32 [[TMP14]], [[TMP13]]
; CHECK-NEXT: [[TMP16:%.*]] = mul i64 [[TMP14]], [[TMP15]] ; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP13]] to i64
; CHECK-NEXT: [[TMP17:%.*]] = trunc i64 [[TMP16]] to i32 ; CHECK-NEXT: [[TMP17:%.*]] = zext i32 [[TMP15]] to i64
; CHECK-NEXT: [[TMP18:%.*]] = lshr i64 [[TMP16]], 32 ; CHECK-NEXT: [[TMP18:%.*]] = mul i64 [[TMP16]], [[TMP17]]
; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32 ; CHECK-NEXT: [[TMP19:%.*]] = trunc i64 [[TMP18]] to i32
; CHECK-NEXT: [[TMP20:%.*]] = sub i32 0, [[TMP17]] ; CHECK-NEXT: [[TMP20:%.*]] = lshr i64 [[TMP18]], 32
; CHECK-NEXT: [[TMP21:%.*]] = icmp eq i32 [[TMP19]], 0 ; CHECK-NEXT: [[TMP21:%.*]] = trunc i64 [[TMP20]] to i32
; CHECK-NEXT: [[TMP22:%.*]] = select i1 [[TMP21]], i32 [[TMP20]], i32 [[TMP17]] ; CHECK-NEXT: [[TMP22:%.*]] = add i32 [[TMP13]], [[TMP21]]
; CHECK-NEXT: [[TMP23:%.*]] = zext i32 [[TMP22]] to i64 ; CHECK-NEXT: [[TMP23:%.*]] = zext i32 [[TMP8]] to i64
; CHECK-NEXT: [[TMP24:%.*]] = zext i32 [[TMP13]] to i64 ; CHECK-NEXT: [[TMP24:%.*]] = zext i32 [[TMP22]] to i64
; CHECK-NEXT: [[TMP25:%.*]] = mul i64 [[TMP23]], [[TMP24]] ; CHECK-NEXT: [[TMP25:%.*]] = mul i64 [[TMP23]], [[TMP24]]
; CHECK-NEXT: [[TMP26:%.*]] = trunc i64 [[TMP25]] to i32 ; CHECK-NEXT: [[TMP26:%.*]] = trunc i64 [[TMP25]] to i32
; CHECK-NEXT: [[TMP27:%.*]] = lshr i64 [[TMP25]], 32 ; CHECK-NEXT: [[TMP27:%.*]] = lshr i64 [[TMP25]], 32
; CHECK-NEXT: [[TMP28:%.*]] = trunc i64 [[TMP27]] to i32 ; CHECK-NEXT: [[TMP28:%.*]] = trunc i64 [[TMP27]] to i32
; CHECK-NEXT: [[TMP29:%.*]] = add i32 [[TMP13]], [[TMP28]] ; CHECK-NEXT: [[TMP29:%.*]] = mul i32 [[TMP28]], [[TMP9]]
; CHECK-NEXT: [[TMP30:%.*]] = sub i32 [[TMP13]], [[TMP28]] ; CHECK-NEXT: [[TMP30:%.*]] = sub i32 [[TMP8]], [[TMP29]]
; CHECK-NEXT: [[TMP31:%.*]] = select i1 [[TMP21]], i32 [[TMP29]], i32 [[TMP30]] ; CHECK-NEXT: [[TMP31:%.*]] = icmp uge i32 [[TMP30]], [[TMP9]]
; CHECK-NEXT: [[TMP32:%.*]] = zext i32 [[TMP31]] to i64 ; CHECK-NEXT: [[TMP32:%.*]] = add i32 [[TMP28]], 1
; CHECK-NEXT: [[TMP33:%.*]] = zext i32 [[TMP8]] to i64 ; CHECK-NEXT: [[TMP33:%.*]] = select i1 [[TMP31]], i32 [[TMP32]], i32 [[TMP28]]
; CHECK-NEXT: [[TMP34:%.*]] = mul i64 [[TMP32]], [[TMP33]] ; CHECK-NEXT: [[TMP34:%.*]] = sub i32 [[TMP30]], [[TMP9]]
; CHECK-NEXT: [[TMP35:%.*]] = trunc i64 [[TMP34]] to i32 ; CHECK-NEXT: [[TMP35:%.*]] = select i1 [[TMP31]], i32 [[TMP34]], i32 [[TMP30]]
; CHECK-NEXT: [[TMP36:%.*]] = lshr i64 [[TMP34]], 32 ; CHECK-NEXT: [[TMP36:%.*]] = icmp uge i32 [[TMP35]], [[TMP9]]
; CHECK-NEXT: [[TMP37:%.*]] = trunc i64 [[TMP36]] to i32 ; CHECK-NEXT: [[TMP37:%.*]] = add i32 [[TMP33]], 1
; CHECK-NEXT: [[TMP38:%.*]] = mul i32 [[TMP37]], [[TMP9]] ; CHECK-NEXT: [[TMP38:%.*]] = select i1 [[TMP36]], i32 [[TMP37]], i32 [[TMP33]]
; CHECK-NEXT: [[TMP39:%.*]] = sub i32 [[TMP8]], [[TMP38]] ; CHECK-NEXT: [[TMP39:%.*]] = xor i32 [[TMP38]], [[TMP5]]
; CHECK-NEXT: [[TMP40:%.*]] = icmp uge i32 [[TMP39]], [[TMP9]] ; CHECK-NEXT: [[TMP40:%.*]] = sub i32 [[TMP39]], [[TMP5]]
; CHECK-NEXT: [[TMP41:%.*]] = icmp uge i32 [[TMP8]], [[TMP38]] ; CHECK-NEXT: [[TMP41:%.*]] = insertelement <2 x i32> undef, i32 [[TMP40]], i64 0
; CHECK-NEXT: [[TMP42:%.*]] = and i1 [[TMP40]], [[TMP41]] ; CHECK-NEXT: [[TMP42:%.*]] = extractelement <2 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP43:%.*]] = add i32 [[TMP37]], 1 ; CHECK-NEXT: [[TMP43:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 1
; CHECK-NEXT: [[TMP44:%.*]] = sub i32 [[TMP37]], 1 ; CHECK-NEXT: [[TMP44:%.*]] = ashr i32 [[TMP42]], 31
; CHECK-NEXT: [[TMP45:%.*]] = select i1 [[TMP42]], i32 [[TMP43]], i32 [[TMP37]] ; CHECK-NEXT: [[TMP45:%.*]] = ashr i32 [[TMP43]], 31
; CHECK-NEXT: [[TMP46:%.*]] = select i1 [[TMP41]], i32 [[TMP45]], i32 [[TMP44]] ; CHECK-NEXT: [[TMP46:%.*]] = xor i32 [[TMP44]], [[TMP45]]
; CHECK-NEXT: [[TMP47:%.*]] = xor i32 [[TMP46]], [[TMP5]] ; CHECK-NEXT: [[TMP47:%.*]] = add i32 [[TMP42]], [[TMP44]]
; CHECK-NEXT: [[TMP48:%.*]] = sub i32 [[TMP47]], [[TMP5]] ; CHECK-NEXT: [[TMP48:%.*]] = add i32 [[TMP43]], [[TMP45]]
; CHECK-NEXT: [[TMP49:%.*]] = insertelement <2 x i32> undef, i32 [[TMP48]], i64 0 ; CHECK-NEXT: [[TMP49:%.*]] = xor i32 [[TMP47]], [[TMP44]]
; CHECK-NEXT: [[TMP50:%.*]] = extractelement <2 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP50:%.*]] = xor i32 [[TMP48]], [[TMP45]]
; CHECK-NEXT: [[TMP51:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 1 ; CHECK-NEXT: [[TMP51:%.*]] = uitofp i32 [[TMP50]] to float
; CHECK-NEXT: [[TMP52:%.*]] = ashr i32 [[TMP50]], 31 ; CHECK-NEXT: [[TMP52:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP51]])
; CHECK-NEXT: [[TMP53:%.*]] = ashr i32 [[TMP51]], 31 ; CHECK-NEXT: [[TMP53:%.*]] = fmul fast float [[TMP52]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP54:%.*]] = xor i32 [[TMP52]], [[TMP53]] ; CHECK-NEXT: [[TMP54:%.*]] = fptoui float [[TMP53]] to i32
; CHECK-NEXT: [[TMP55:%.*]] = add i32 [[TMP50]], [[TMP52]] ; CHECK-NEXT: [[TMP55:%.*]] = sub i32 0, [[TMP50]]
; CHECK-NEXT: [[TMP56:%.*]] = add i32 [[TMP51]], [[TMP53]] ; CHECK-NEXT: [[TMP56:%.*]] = mul i32 [[TMP55]], [[TMP54]]
; CHECK-NEXT: [[TMP57:%.*]] = xor i32 [[TMP55]], [[TMP52]] ; CHECK-NEXT: [[TMP57:%.*]] = zext i32 [[TMP54]] to i64
; CHECK-NEXT: [[TMP58:%.*]] = xor i32 [[TMP56]], [[TMP53]] ; CHECK-NEXT: [[TMP58:%.*]] = zext i32 [[TMP56]] to i64
; CHECK-NEXT: [[TMP59:%.*]] = uitofp i32 [[TMP58]] to float ; CHECK-NEXT: [[TMP59:%.*]] = mul i64 [[TMP57]], [[TMP58]]
; CHECK-NEXT: [[TMP60:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP59]]) ; CHECK-NEXT: [[TMP60:%.*]] = trunc i64 [[TMP59]] to i32
; CHECK-NEXT: [[TMP61:%.*]] = fmul fast float [[TMP60]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP61:%.*]] = lshr i64 [[TMP59]], 32
; CHECK-NEXT: [[TMP62:%.*]] = fptoui float [[TMP61]] to i32 ; CHECK-NEXT: [[TMP62:%.*]] = trunc i64 [[TMP61]] to i32
; CHECK-NEXT: [[TMP63:%.*]] = zext i32 [[TMP62]] to i64 ; CHECK-NEXT: [[TMP63:%.*]] = add i32 [[TMP54]], [[TMP62]]
; CHECK-NEXT: [[TMP64:%.*]] = zext i32 [[TMP58]] to i64 ; CHECK-NEXT: [[TMP64:%.*]] = zext i32 [[TMP49]] to i64
; CHECK-NEXT: [[TMP65:%.*]] = mul i64 [[TMP63]], [[TMP64]] ; CHECK-NEXT: [[TMP65:%.*]] = zext i32 [[TMP63]] to i64
; CHECK-NEXT: [[TMP66:%.*]] = trunc i64 [[TMP65]] to i32 ; CHECK-NEXT: [[TMP66:%.*]] = mul i64 [[TMP64]], [[TMP65]]
; CHECK-NEXT: [[TMP67:%.*]] = lshr i64 [[TMP65]], 32 ; CHECK-NEXT: [[TMP67:%.*]] = trunc i64 [[TMP66]] to i32
; CHECK-NEXT: [[TMP68:%.*]] = trunc i64 [[TMP67]] to i32 ; CHECK-NEXT: [[TMP68:%.*]] = lshr i64 [[TMP66]], 32
; CHECK-NEXT: [[TMP69:%.*]] = sub i32 0, [[TMP66]] ; CHECK-NEXT: [[TMP69:%.*]] = trunc i64 [[TMP68]] to i32
; CHECK-NEXT: [[TMP70:%.*]] = icmp eq i32 [[TMP68]], 0 ; CHECK-NEXT: [[TMP70:%.*]] = mul i32 [[TMP69]], [[TMP50]]
; CHECK-NEXT: [[TMP71:%.*]] = select i1 [[TMP70]], i32 [[TMP69]], i32 [[TMP66]] ; CHECK-NEXT: [[TMP71:%.*]] = sub i32 [[TMP49]], [[TMP70]]
; CHECK-NEXT: [[TMP72:%.*]] = zext i32 [[TMP71]] to i64 ; CHECK-NEXT: [[TMP72:%.*]] = icmp uge i32 [[TMP71]], [[TMP50]]
; CHECK-NEXT: [[TMP73:%.*]] = zext i32 [[TMP62]] to i64 ; CHECK-NEXT: [[TMP73:%.*]] = add i32 [[TMP69]], 1
; CHECK-NEXT: [[TMP74:%.*]] = mul i64 [[TMP72]], [[TMP73]] ; CHECK-NEXT: [[TMP74:%.*]] = select i1 [[TMP72]], i32 [[TMP73]], i32 [[TMP69]]
; CHECK-NEXT: [[TMP75:%.*]] = trunc i64 [[TMP74]] to i32 ; CHECK-NEXT: [[TMP75:%.*]] = sub i32 [[TMP71]], [[TMP50]]
; CHECK-NEXT: [[TMP76:%.*]] = lshr i64 [[TMP74]], 32 ; CHECK-NEXT: [[TMP76:%.*]] = select i1 [[TMP72]], i32 [[TMP75]], i32 [[TMP71]]
; CHECK-NEXT: [[TMP77:%.*]] = trunc i64 [[TMP76]] to i32 ; CHECK-NEXT: [[TMP77:%.*]] = icmp uge i32 [[TMP76]], [[TMP50]]
; CHECK-NEXT: [[TMP78:%.*]] = add i32 [[TMP62]], [[TMP77]] ; CHECK-NEXT: [[TMP78:%.*]] = add i32 [[TMP74]], 1
; CHECK-NEXT: [[TMP79:%.*]] = sub i32 [[TMP62]], [[TMP77]] ; CHECK-NEXT: [[TMP79:%.*]] = select i1 [[TMP77]], i32 [[TMP78]], i32 [[TMP74]]
; CHECK-NEXT: [[TMP80:%.*]] = select i1 [[TMP70]], i32 [[TMP78]], i32 [[TMP79]] ; CHECK-NEXT: [[TMP80:%.*]] = xor i32 [[TMP79]], [[TMP46]]
; CHECK-NEXT: [[TMP81:%.*]] = zext i32 [[TMP80]] to i64 ; CHECK-NEXT: [[TMP81:%.*]] = sub i32 [[TMP80]], [[TMP46]]
; CHECK-NEXT: [[TMP82:%.*]] = zext i32 [[TMP57]] to i64 ; CHECK-NEXT: [[TMP82:%.*]] = insertelement <2 x i32> [[TMP41]], i32 [[TMP81]], i64 1
; CHECK-NEXT: [[TMP83:%.*]] = mul i64 [[TMP81]], [[TMP82]] ; CHECK-NEXT: store <2 x i32> [[TMP82]], <2 x i32> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: [[TMP84:%.*]] = trunc i64 [[TMP83]] to i32
; CHECK-NEXT: [[TMP85:%.*]] = lshr i64 [[TMP83]], 32
; CHECK-NEXT: [[TMP86:%.*]] = trunc i64 [[TMP85]] to i32
; CHECK-NEXT: [[TMP87:%.*]] = mul i32 [[TMP86]], [[TMP58]]
; CHECK-NEXT: [[TMP88:%.*]] = sub i32 [[TMP57]], [[TMP87]]
; CHECK-NEXT: [[TMP89:%.*]] = icmp uge i32 [[TMP88]], [[TMP58]]
; CHECK-NEXT: [[TMP90:%.*]] = icmp uge i32 [[TMP57]], [[TMP87]]
; CHECK-NEXT: [[TMP91:%.*]] = and i1 [[TMP89]], [[TMP90]]
; CHECK-NEXT: [[TMP92:%.*]] = add i32 [[TMP86]], 1
; CHECK-NEXT: [[TMP93:%.*]] = sub i32 [[TMP86]], 1
; CHECK-NEXT: [[TMP94:%.*]] = select i1 [[TMP91]], i32 [[TMP92]], i32 [[TMP86]]
; CHECK-NEXT: [[TMP95:%.*]] = select i1 [[TMP90]], i32 [[TMP94]], i32 [[TMP93]]
; CHECK-NEXT: [[TMP96:%.*]] = xor i32 [[TMP95]], [[TMP54]]
; CHECK-NEXT: [[TMP97:%.*]] = sub i32 [[TMP96]], [[TMP54]]
; CHECK-NEXT: [[TMP98:%.*]] = insertelement <2 x i32> [[TMP49]], i32 [[TMP97]], i64 1
; CHECK-NEXT: store <2 x i32> [[TMP98]], <2 x i32> addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_v2i32_pow2_shl_denom: ; GCN-LABEL: sdiv_v2i32_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xd
; GCN-NEXT: s_movk_i32 s4, 0x1000 ; GCN-NEXT: s_movk_i32 s6, 0x1000
; GCN-NEXT: s_mov_b32 s14, 0x4f800000 ; GCN-NEXT: s_mov_b32 s12, 0x4f7ffffe
; GCN-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[6:7], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s11, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_lshl_b32 s2, s4, s2 ; GCN-NEXT: s_lshl_b32 s2, s6, s2
; GCN-NEXT: s_ashr_i32 s5, s2, 31 ; GCN-NEXT: s_ashr_i32 s10, s2, 31
; GCN-NEXT: s_add_i32 s2, s2, s5 ; GCN-NEXT: s_add_i32 s2, s2, s10
; GCN-NEXT: s_xor_b32 s13, s2, s5 ; GCN-NEXT: s_xor_b32 s11, s2, s10
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s13 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s11
; GCN-NEXT: s_ashr_i32 s2, s6, 31 ; GCN-NEXT: s_sub_i32 s1, 0, s11
; GCN-NEXT: s_lshl_b32 s0, s4, s3 ; GCN-NEXT: s_lshl_b32 s0, s6, s3
; GCN-NEXT: s_add_i32 s1, s6, s2 ; GCN-NEXT: s_ashr_i32 s3, s0, 31
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: s_ashr_i32 s6, s0, 31 ; GCN-NEXT: s_add_i32 s0, s0, s3
; GCN-NEXT: s_add_i32 s4, s0, s6 ; GCN-NEXT: s_xor_b32 s13, s0, s3
; GCN-NEXT: s_xor_b32 s3, s1, s2 ; GCN-NEXT: v_cvt_f32_u32_e32 v2, s13
; GCN-NEXT: v_mul_f32_e32 v0, s14, v0 ; GCN-NEXT: v_mul_f32_e32 v0, s12, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: s_xor_b32 s15, s4, s6 ; GCN-NEXT: s_ashr_i32 s2, s8, 31
; GCN-NEXT: s_xor_b32 s12, s2, s5 ; GCN-NEXT: s_add_i32 s0, s8, s2
; GCN-NEXT: s_mov_b32 s10, -1 ; GCN-NEXT: s_xor_b32 s0, s0, s2
; GCN-NEXT: v_mul_lo_u32 v1, v0, s13 ; GCN-NEXT: v_mul_lo_u32 v1, s1, v0
; GCN-NEXT: v_mul_hi_u32 v2, v0, s13 ; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GCN-NEXT: v_sub_i32_e32 v3, vcc, 0, v1 ; GCN-NEXT: s_xor_b32 s2, s2, s10
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[0:1] ; GCN-NEXT: v_mul_hi_u32 v1, v0, v1
; GCN-NEXT: v_mul_hi_u32 v1, v1, v0 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_cvt_f32_u32_e32 v2, s15 ; GCN-NEXT: v_mul_hi_u32 v0, s0, v0
; GCN-NEXT: v_add_i32_e32 v3, vcc, v1, v0 ; GCN-NEXT: v_mul_f32_e32 v1, s12, v2
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v3, s[0:1]
; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v2
; GCN-NEXT: v_mul_hi_u32 v0, v0, s3
; GCN-NEXT: v_mul_f32_e32 v1, s14, v1
; GCN-NEXT: v_mul_lo_u32 v2, v0, s13
; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1
; GCN-NEXT: v_add_i32_e32 v3, vcc, -1, v0 ; GCN-NEXT: v_mul_lo_u32 v2, v0, s11
; GCN-NEXT: v_sub_i32_e32 v4, vcc, s3, v2 ; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v0
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s13, v4 ; GCN-NEXT: v_sub_i32_e32 v2, vcc, s0, v2
; GCN-NEXT: v_mul_lo_u32 v4, v1, s15 ; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s11, v2
; GCN-NEXT: v_mul_hi_u32 v5, v1, s15 ; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v3, s[0:1]
; GCN-NEXT: s_ashr_i32 s13, s7, 31 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s11, v2
; GCN-NEXT: s_add_i32 s7, s7, s13 ; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v3, s[0:1]
; GCN-NEXT: v_sub_i32_e32 v6, vcc, 0, v4 ; GCN-NEXT: s_sub_i32 s0, 0, s13
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v5 ; GCN-NEXT: v_mul_lo_u32 v4, s0, v1
; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v6, s[4:5] ; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v0
; GCN-NEXT: v_mul_hi_u32 v4, v4, v1 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s11, v2
; GCN-NEXT: s_xor_b32 s7, s7, s13 ; GCN-NEXT: s_ashr_i32 s0, s9, 31
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s3, v2 ; GCN-NEXT: v_mul_hi_u32 v2, v1, v4
; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v0 ; GCN-NEXT: s_add_i32 s1, s9, s0
; GCN-NEXT: v_add_i32_e32 v5, vcc, v4, v1 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v4, v1 ; GCN-NEXT: s_xor_b32 s1, s1, s0
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v5, s[4:5] ; GCN-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; GCN-NEXT: v_mul_hi_u32 v1, v1, s7 ; GCN-NEXT: v_mul_hi_u32 v1, s1, v1
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_xor_b32_e32 v0, s2, v0
; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc ; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s2, v0
; GCN-NEXT: v_cndmask_b32_e64 v0, v3, v0, s[2:3] ; GCN-NEXT: s_xor_b32 s2, s0, s3
; GCN-NEXT: v_mul_lo_u32 v2, v1, s15 ; GCN-NEXT: v_mul_lo_u32 v2, v1, s13
; GCN-NEXT: v_xor_b32_e32 v0, s12, v0 ; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v1
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s12, v0 ; GCN-NEXT: v_sub_i32_e32 v2, vcc, s1, v2
; GCN-NEXT: s_xor_b32 s4, s13, s6 ; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s13, v2
; GCN-NEXT: v_sub_i32_e32 v3, vcc, s7, v2 ; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[0:1]
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s15, v3 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s13, v2
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s7, v2 ; GCN-NEXT: v_cndmask_b32_e64 v2, v2, v3, s[0:1]
; GCN-NEXT: v_add_i32_e32 v3, vcc, -1, v1 ; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v1
; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v1 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s13, v2
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc ; GCN-NEXT: v_xor_b32_e32 v1, s2, v1
; GCN-NEXT: v_cndmask_b32_e64 v1, v3, v1, s[2:3] ; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s2, v1
; GCN-NEXT: v_xor_b32_e32 v1, s4, v1 ; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s4, v1
; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[8:11], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y %shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y
%r = sdiv <2 x i32> %x, %shl.y %r = sdiv <2 x i32> %x, %shl.y
store <2 x i32> %r, <2 x i32> addrspace(1)* %out store <2 x i32> %r, <2 x i32> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @srem_i32_oddk_denom(i32 addrspace(1)* %out, i32 %x) { define amdgpu_kernel void @srem_i32_oddk_denom(i32 addrspace(1)* %out, i32 %x) {
; CHECK-LABEL: @srem_i32_oddk_denom( ; CHECK-LABEL: @srem_i32_oddk_denom(
; CHECK-NEXT: [[R:%.*]] = srem i32 [[X:%.*]], 1235195 ; CHECK-NEXT: [[R:%.*]] = srem i32 [[X:%.*]], 1235195
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_i32_oddk_denom: ; GCN-LABEL: srem_i32_oddk_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: v_mov_b32_e32 v0, 0xd9528441 ; GCN-NEXT: v_mov_b32_e32 v0, 0xd9528441
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
Show All 11 Lines; GCN-NEXT: s_endpgm
%r = srem i32 %x, 1235195 %r = srem i32 %x, 1235195
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @srem_i32_pow2k_denom(i32 addrspace(1)* %out, i32 %x) { define amdgpu_kernel void @srem_i32_pow2k_denom(i32 addrspace(1)* %out, i32 %x) {
; CHECK-LABEL: @srem_i32_pow2k_denom( ; CHECK-LABEL: @srem_i32_pow2k_denom(
; CHECK-NEXT: [[R:%.*]] = srem i32 [[X:%.*]], 4096 ; CHECK-NEXT: [[R:%.*]] = srem i32 [[X:%.*]], 4096
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_i32_pow2k_denom: ; GCN-LABEL: srem_i32_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dword s0, s[0:1], 0xb ; GCN-NEXT: s_load_dword s0, s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 10 Lines; GCN-NEXT: s_endpgm
store i32 %r, i32 addrspace(1)* %out store i32 %r, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @srem_i32_pow2_shl_denom(i32 addrspace(1)* %out, i32 %x, i32 %y) { define amdgpu_kernel void @srem_i32_pow2_shl_denom(i32 addrspace(1)* %out, i32 %x, i32 %y) {
; CHECK-LABEL: @srem_i32_pow2_shl_denom( ; CHECK-LABEL: @srem_i32_pow2_shl_denom(
; CHECK-NEXT: [[SHL_Y:%.*]] = shl i32 4096, [[Y:%.*]] ; CHECK-NEXT: [[SHL_Y:%.*]] = shl i32 4096, [[Y:%.*]]
; CHECK-NEXT: [[R:%.*]] = srem i32 [[X:%.*]], [[SHL_Y]] ; CHECK-NEXT: [[R:%.*]] = srem i32 [[X:%.*]], [[SHL_Y]]
; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i32 [[R]], i32 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_i32_pow2_shl_denom: ; GCN-LABEL: srem_i32_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0xb
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
▲ Show 20 Lines • Show All 42 Lines • ▼ Show 20 Lines
define amdgpu_kernel void @srem_v2i32_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) { define amdgpu_kernel void @srem_v2i32_pow2k_denom(<2 x i32> addrspace(1)* %out, <2 x i32> %x) {
; CHECK-LABEL: @srem_v2i32_pow2k_denom( ; CHECK-LABEL: @srem_v2i32_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i32> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = srem i32 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = srem i32 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i32> undef, i32 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = srem i32 [[TMP4]], 4096 ; CHECK-NEXT: [[TMP5:%.*]] = srem i32 [[TMP4]], 4096
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i32> [[TMP3]], i32 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i32> [[TMP6]], <2 x i32> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_v2i32_pow2k_denom: ; GCN-LABEL: srem_v2i32_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb ; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb
; GCN-NEXT: s_movk_i32 s2, 0xf000 ; GCN-NEXT: s_movk_i32 s2, 0xf000
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
Show All 26 Lines
; CHECK-NEXT: [[TMP3:%.*]] = ashr i32 [[TMP1]], 31 ; CHECK-NEXT: [[TMP3:%.*]] = ashr i32 [[TMP1]], 31
; CHECK-NEXT: [[TMP4:%.*]] = ashr i32 [[TMP2]], 31 ; CHECK-NEXT: [[TMP4:%.*]] = ashr i32 [[TMP2]], 31
; CHECK-NEXT: [[TMP5:%.*]] = add i32 [[TMP1]], [[TMP3]] ; CHECK-NEXT: [[TMP5:%.*]] = add i32 [[TMP1]], [[TMP3]]
; CHECK-NEXT: [[TMP6:%.*]] = add i32 [[TMP2]], [[TMP4]] ; CHECK-NEXT: [[TMP6:%.*]] = add i32 [[TMP2]], [[TMP4]]
; CHECK-NEXT: [[TMP7:%.*]] = xor i32 [[TMP5]], [[TMP3]] ; CHECK-NEXT: [[TMP7:%.*]] = xor i32 [[TMP5]], [[TMP3]]
; CHECK-NEXT: [[TMP8:%.*]] = xor i32 [[TMP6]], [[TMP4]] ; CHECK-NEXT: [[TMP8:%.*]] = xor i32 [[TMP6]], [[TMP4]]
; CHECK-NEXT: [[TMP9:%.*]] = uitofp i32 [[TMP8]] to float ; CHECK-NEXT: [[TMP9:%.*]] = uitofp i32 [[TMP8]] to float
; CHECK-NEXT: [[TMP10:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP9]]) ; CHECK-NEXT: [[TMP10:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP9]])
; CHECK-NEXT: [[TMP11:%.*]] = fmul fast float [[TMP10]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP11:%.*]] = fmul fast float [[TMP10]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP12:%.*]] = fptoui float [[TMP11]] to i32 ; CHECK-NEXT: [[TMP12:%.*]] = fptoui float [[TMP11]] to i32
; CHECK-NEXT: [[TMP13:%.*]] = zext i32 [[TMP12]] to i64 ; CHECK-NEXT: [[TMP13:%.*]] = sub i32 0, [[TMP8]]
; CHECK-NEXT: [[TMP14:%.*]] = zext i32 [[TMP8]] to i64 ; CHECK-NEXT: [[TMP14:%.*]] = mul i32 [[TMP13]], [[TMP12]]
; CHECK-NEXT: [[TMP15:%.*]] = mul i64 [[TMP13]], [[TMP14]] ; CHECK-NEXT: [[TMP15:%.*]] = zext i32 [[TMP12]] to i64
; CHECK-NEXT: [[TMP16:%.*]] = trunc i64 [[TMP15]] to i32 ; CHECK-NEXT: [[TMP16:%.*]] = zext i32 [[TMP14]] to i64
; CHECK-NEXT: [[TMP17:%.*]] = lshr i64 [[TMP15]], 32 ; CHECK-NEXT: [[TMP17:%.*]] = mul i64 [[TMP15]], [[TMP16]]
; CHECK-NEXT: [[TMP18:%.*]] = trunc i64 [[TMP17]] to i32 ; CHECK-NEXT: [[TMP18:%.*]] = trunc i64 [[TMP17]] to i32
; CHECK-NEXT: [[TMP19:%.*]] = sub i32 0, [[TMP16]] ; CHECK-NEXT: [[TMP19:%.*]] = lshr i64 [[TMP17]], 32
; CHECK-NEXT: [[TMP20:%.*]] = icmp eq i32 [[TMP18]], 0 ; CHECK-NEXT: [[TMP20:%.*]] = trunc i64 [[TMP19]] to i32
; CHECK-NEXT: [[TMP21:%.*]] = select i1 [[TMP20]], i32 [[TMP19]], i32 [[TMP16]] ; CHECK-NEXT: [[TMP21:%.*]] = add i32 [[TMP12]], [[TMP20]]
; CHECK-NEXT: [[TMP22:%.*]] = zext i32 [[TMP21]] to i64 ; CHECK-NEXT: [[TMP22:%.*]] = zext i32 [[TMP7]] to i64
; CHECK-NEXT: [[TMP23:%.*]] = zext i32 [[TMP12]] to i64 ; CHECK-NEXT: [[TMP23:%.*]] = zext i32 [[TMP21]] to i64
; CHECK-NEXT: [[TMP24:%.*]] = mul i64 [[TMP22]], [[TMP23]] ; CHECK-NEXT: [[TMP24:%.*]] = mul i64 [[TMP22]], [[TMP23]]
; CHECK-NEXT: [[TMP25:%.*]] = trunc i64 [[TMP24]] to i32 ; CHECK-NEXT: [[TMP25:%.*]] = trunc i64 [[TMP24]] to i32
; CHECK-NEXT: [[TMP26:%.*]] = lshr i64 [[TMP24]], 32 ; CHECK-NEXT: [[TMP26:%.*]] = lshr i64 [[TMP24]], 32
; CHECK-NEXT: [[TMP27:%.*]] = trunc i64 [[TMP26]] to i32 ; CHECK-NEXT: [[TMP27:%.*]] = trunc i64 [[TMP26]] to i32
; CHECK-NEXT: [[TMP28:%.*]] = add i32 [[TMP12]], [[TMP27]] ; CHECK-NEXT: [[TMP28:%.*]] = mul i32 [[TMP27]], [[TMP8]]
; CHECK-NEXT: [[TMP29:%.*]] = sub i32 [[TMP12]], [[TMP27]] ; CHECK-NEXT: [[TMP29:%.*]] = sub i32 [[TMP7]], [[TMP28]]
; CHECK-NEXT: [[TMP30:%.*]] = select i1 [[TMP20]], i32 [[TMP28]], i32 [[TMP29]] ; CHECK-NEXT: [[TMP30:%.*]] = icmp uge i32 [[TMP29]], [[TMP8]]
; CHECK-NEXT: [[TMP31:%.*]] = zext i32 [[TMP30]] to i64 ; CHECK-NEXT: [[TMP31:%.*]] = sub i32 [[TMP29]], [[TMP8]]
; CHECK-NEXT: [[TMP32:%.*]] = zext i32 [[TMP7]] to i64 ; CHECK-NEXT: [[TMP32:%.*]] = select i1 [[TMP30]], i32 [[TMP31]], i32 [[TMP29]]
; CHECK-NEXT: [[TMP33:%.*]] = mul i64 [[TMP31]], [[TMP32]] ; CHECK-NEXT: [[TMP33:%.*]] = icmp uge i32 [[TMP32]], [[TMP8]]
; CHECK-NEXT: [[TMP34:%.*]] = trunc i64 [[TMP33]] to i32 ; CHECK-NEXT: [[TMP34:%.*]] = sub i32 [[TMP32]], [[TMP8]]
; CHECK-NEXT: [[TMP35:%.*]] = lshr i64 [[TMP33]], 32 ; CHECK-NEXT: [[TMP35:%.*]] = select i1 [[TMP33]], i32 [[TMP34]], i32 [[TMP32]]
; CHECK-NEXT: [[TMP36:%.*]] = trunc i64 [[TMP35]] to i32 ; CHECK-NEXT: [[TMP36:%.*]] = xor i32 [[TMP35]], [[TMP3]]
; CHECK-NEXT: [[TMP37:%.*]] = mul i32 [[TMP36]], [[TMP8]] ; CHECK-NEXT: [[TMP37:%.*]] = sub i32 [[TMP36]], [[TMP3]]
; CHECK-NEXT: [[TMP38:%.*]] = sub i32 [[TMP7]], [[TMP37]] ; CHECK-NEXT: [[TMP38:%.*]] = insertelement <2 x i32> undef, i32 [[TMP37]], i64 0
; CHECK-NEXT: [[TMP39:%.*]] = icmp uge i32 [[TMP38]], [[TMP8]] ; CHECK-NEXT: [[TMP39:%.*]] = extractelement <2 x i32> [[X]], i64 1
; CHECK-NEXT: [[TMP40:%.*]] = icmp uge i32 [[TMP7]], [[TMP37]] ; CHECK-NEXT: [[TMP40:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 1
; CHECK-NEXT: [[TMP41:%.*]] = and i1 [[TMP39]], [[TMP40]] ; CHECK-NEXT: [[TMP41:%.*]] = ashr i32 [[TMP39]], 31
; CHECK-NEXT: [[TMP42:%.*]] = sub i32 [[TMP38]], [[TMP8]] ; CHECK-NEXT: [[TMP42:%.*]] = ashr i32 [[TMP40]], 31
; CHECK-NEXT: [[TMP43:%.*]] = add i32 [[TMP38]], [[TMP8]] ; CHECK-NEXT: [[TMP43:%.*]] = add i32 [[TMP39]], [[TMP41]]
; CHECK-NEXT: [[TMP44:%.*]] = select i1 [[TMP41]], i32 [[TMP42]], i32 [[TMP38]] ; CHECK-NEXT: [[TMP44:%.*]] = add i32 [[TMP40]], [[TMP42]]
; CHECK-NEXT: [[TMP45:%.*]] = select i1 [[TMP40]], i32 [[TMP44]], i32 [[TMP43]] ; CHECK-NEXT: [[TMP45:%.*]] = xor i32 [[TMP43]], [[TMP41]]
; CHECK-NEXT: [[TMP46:%.*]] = xor i32 [[TMP45]], [[TMP3]] ; CHECK-NEXT: [[TMP46:%.*]] = xor i32 [[TMP44]], [[TMP42]]
; CHECK-NEXT: [[TMP47:%.*]] = sub i32 [[TMP46]], [[TMP3]] ; CHECK-NEXT: [[TMP47:%.*]] = uitofp i32 [[TMP46]] to float
; CHECK-NEXT: [[TMP48:%.*]] = insertelement <2 x i32> undef, i32 [[TMP47]], i64 0 ; CHECK-NEXT: [[TMP48:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP47]])
; CHECK-NEXT: [[TMP49:%.*]] = extractelement <2 x i32> [[X]], i64 1 ; CHECK-NEXT: [[TMP49:%.*]] = fmul fast float [[TMP48]], 0x41EFFFFFC0000000
; CHECK-NEXT: [[TMP50:%.*]] = extractelement <2 x i32> [[SHL_Y]], i64 1 ; CHECK-NEXT: [[TMP50:%.*]] = fptoui float [[TMP49]] to i32
; CHECK-NEXT: [[TMP51:%.*]] = ashr i32 [[TMP49]], 31 ; CHECK-NEXT: [[TMP51:%.*]] = sub i32 0, [[TMP46]]
; CHECK-NEXT: [[TMP52:%.*]] = ashr i32 [[TMP50]], 31 ; CHECK-NEXT: [[TMP52:%.*]] = mul i32 [[TMP51]], [[TMP50]]
; CHECK-NEXT: [[TMP53:%.*]] = add i32 [[TMP49]], [[TMP51]] ; CHECK-NEXT: [[TMP53:%.*]] = zext i32 [[TMP50]] to i64
; CHECK-NEXT: [[TMP54:%.*]] = add i32 [[TMP50]], [[TMP52]] ; CHECK-NEXT: [[TMP54:%.*]] = zext i32 [[TMP52]] to i64
; CHECK-NEXT: [[TMP55:%.*]] = xor i32 [[TMP53]], [[TMP51]] ; CHECK-NEXT: [[TMP55:%.*]] = mul i64 [[TMP53]], [[TMP54]]
; CHECK-NEXT: [[TMP56:%.*]] = xor i32 [[TMP54]], [[TMP52]] ; CHECK-NEXT: [[TMP56:%.*]] = trunc i64 [[TMP55]] to i32
; CHECK-NEXT: [[TMP57:%.*]] = uitofp i32 [[TMP56]] to float ; CHECK-NEXT: [[TMP57:%.*]] = lshr i64 [[TMP55]], 32
; CHECK-NEXT: [[TMP58:%.*]] = call fast float @llvm.amdgcn.rcp.f32(float [[TMP57]]) ; CHECK-NEXT: [[TMP58:%.*]] = trunc i64 [[TMP57]] to i32
; CHECK-NEXT: [[TMP59:%.*]] = fmul fast float [[TMP58]], 0x41F0000000000000 ; CHECK-NEXT: [[TMP59:%.*]] = add i32 [[TMP50]], [[TMP58]]
; CHECK-NEXT: [[TMP60:%.*]] = fptoui float [[TMP59]] to i32 ; CHECK-NEXT: [[TMP60:%.*]] = zext i32 [[TMP45]] to i64
; CHECK-NEXT: [[TMP61:%.*]] = zext i32 [[TMP60]] to i64 ; CHECK-NEXT: [[TMP61:%.*]] = zext i32 [[TMP59]] to i64
; CHECK-NEXT: [[TMP62:%.*]] = zext i32 [[TMP56]] to i64 ; CHECK-NEXT: [[TMP62:%.*]] = mul i64 [[TMP60]], [[TMP61]]
; CHECK-NEXT: [[TMP63:%.*]] = mul i64 [[TMP61]], [[TMP62]] ; CHECK-NEXT: [[TMP63:%.*]] = trunc i64 [[TMP62]] to i32
; CHECK-NEXT: [[TMP64:%.*]] = trunc i64 [[TMP63]] to i32 ; CHECK-NEXT: [[TMP64:%.*]] = lshr i64 [[TMP62]], 32
; CHECK-NEXT: [[TMP65:%.*]] = lshr i64 [[TMP63]], 32 ; CHECK-NEXT: [[TMP65:%.*]] = trunc i64 [[TMP64]] to i32
; CHECK-NEXT: [[TMP66:%.*]] = trunc i64 [[TMP65]] to i32 ; CHECK-NEXT: [[TMP66:%.*]] = mul i32 [[TMP65]], [[TMP46]]
; CHECK-NEXT: [[TMP67:%.*]] = sub i32 0, [[TMP64]] ; CHECK-NEXT: [[TMP67:%.*]] = sub i32 [[TMP45]], [[TMP66]]
; CHECK-NEXT: [[TMP68:%.*]] = icmp eq i32 [[TMP66]], 0 ; CHECK-NEXT: [[TMP68:%.*]] = icmp uge i32 [[TMP67]], [[TMP46]]
; CHECK-NEXT: [[TMP69:%.*]] = select i1 [[TMP68]], i32 [[TMP67]], i32 [[TMP64]] ; CHECK-NEXT: [[TMP69:%.*]] = sub i32 [[TMP67]], [[TMP46]]
; CHECK-NEXT: [[TMP70:%.*]] = zext i32 [[TMP69]] to i64 ; CHECK-NEXT: [[TMP70:%.*]] = select i1 [[TMP68]], i32 [[TMP69]], i32 [[TMP67]]
; CHECK-NEXT: [[TMP71:%.*]] = zext i32 [[TMP60]] to i64 ; CHECK-NEXT: [[TMP71:%.*]] = icmp uge i32 [[TMP70]], [[TMP46]]
; CHECK-NEXT: [[TMP72:%.*]] = mul i64 [[TMP70]], [[TMP71]] ; CHECK-NEXT: [[TMP72:%.*]] = sub i32 [[TMP70]], [[TMP46]]
; CHECK-NEXT: [[TMP73:%.*]] = trunc i64 [[TMP72]] to i32 ; CHECK-NEXT: [[TMP73:%.*]] = select i1 [[TMP71]], i32 [[TMP72]], i32 [[TMP70]]
; CHECK-NEXT: [[TMP74:%.*]] = lshr i64 [[TMP72]], 32 ; CHECK-NEXT: [[TMP74:%.*]] = xor i32 [[TMP73]], [[TMP41]]
; CHECK-NEXT: [[TMP75:%.*]] = trunc i64 [[TMP74]] to i32 ; CHECK-NEXT: [[TMP75:%.*]] = sub i32 [[TMP74]], [[TMP41]]
; CHECK-NEXT: [[TMP76:%.*]] = add i32 [[TMP60]], [[TMP75]] ; CHECK-NEXT: [[TMP76:%.*]] = insertelement <2 x i32> [[TMP38]], i32 [[TMP75]], i64 1
; CHECK-NEXT: [[TMP77:%.*]] = sub i32 [[TMP60]], [[TMP75]] ; CHECK-NEXT: store <2 x i32> [[TMP76]], <2 x i32> addrspace(1)* [[OUT:%.*]], align 8
; CHECK-NEXT: [[TMP78:%.*]] = select i1 [[TMP68]], i32 [[TMP76]], i32 [[TMP77]]
; CHECK-NEXT: [[TMP79:%.*]] = zext i32 [[TMP78]] to i64
; CHECK-NEXT: [[TMP80:%.*]] = zext i32 [[TMP55]] to i64
; CHECK-NEXT: [[TMP81:%.*]] = mul i64 [[TMP79]], [[TMP80]]
; CHECK-NEXT: [[TMP82:%.*]] = trunc i64 [[TMP81]] to i32
; CHECK-NEXT: [[TMP83:%.*]] = lshr i64 [[TMP81]], 32
; CHECK-NEXT: [[TMP84:%.*]] = trunc i64 [[TMP83]] to i32
; CHECK-NEXT: [[TMP85:%.*]] = mul i32 [[TMP84]], [[TMP56]]
; CHECK-NEXT: [[TMP86:%.*]] = sub i32 [[TMP55]], [[TMP85]]
; CHECK-NEXT: [[TMP87:%.*]] = icmp uge i32 [[TMP86]], [[TMP56]]
; CHECK-NEXT: [[TMP88:%.*]] = icmp uge i32 [[TMP55]], [[TMP85]]
; CHECK-NEXT: [[TMP89:%.*]] = and i1 [[TMP87]], [[TMP88]]
; CHECK-NEXT: [[TMP90:%.*]] = sub i32 [[TMP86]], [[TMP56]]
; CHECK-NEXT: [[TMP91:%.*]] = add i32 [[TMP86]], [[TMP56]]
; CHECK-NEXT: [[TMP92:%.*]] = select i1 [[TMP89]], i32 [[TMP90]], i32 [[TMP86]]
; CHECK-NEXT: [[TMP93:%.*]] = select i1 [[TMP88]], i32 [[TMP92]], i32 [[TMP91]]
; CHECK-NEXT: [[TMP94:%.*]] = xor i32 [[TMP93]], [[TMP51]]
; CHECK-NEXT: [[TMP95:%.*]] = sub i32 [[TMP94]], [[TMP51]]
; CHECK-NEXT: [[TMP96:%.*]] = insertelement <2 x i32> [[TMP48]], i32 [[TMP95]], i64 1
; CHECK-NEXT: store <2 x i32> [[TMP96]], <2 x i32> addrspace(1)* [[OUT:%.*]]
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_v2i32_pow2_shl_denom: ; GCN-LABEL: srem_v2i32_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0xd
; GCN-NEXT: s_movk_i32 s4, 0x1000 ; GCN-NEXT: s_movk_i32 s6, 0x1000
; GCN-NEXT: s_mov_b32 s14, 0x4f800000 ; GCN-NEXT: s_mov_b32 s7, 0x4f7ffffe
; GCN-NEXT: s_load_dwordx2 s[6:7], s[0:1], 0xb
; GCN-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0x9
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_lshl_b32 s2, s4, s2 ; GCN-NEXT: s_lshl_b32 s2, s6, s2
; GCN-NEXT: s_ashr_i32 s5, s2, 31
; GCN-NEXT: s_add_i32 s2, s2, s5
; GCN-NEXT: s_xor_b32 s13, s2, s5
; GCN-NEXT: v_cvt_f32_u32_e32 v0, s13
; GCN-NEXT: s_lshl_b32 s2, s4, s3
; GCN-NEXT: s_ashr_i32 s12, s6, 31
; GCN-NEXT: s_add_i32 s3, s6, s12
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: s_ashr_i32 s4, s2, 31 ; GCN-NEXT: s_ashr_i32 s4, s2, 31
; GCN-NEXT: s_add_i32 s6, s2, s4 ; GCN-NEXT: s_add_i32 s2, s2, s4
; GCN-NEXT: s_xor_b32 s5, s3, s12 ; GCN-NEXT: s_xor_b32 s2, s2, s4
; GCN-NEXT: v_mul_f32_e32 v0, s14, v0 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, s2
; GCN-NEXT: s_lshl_b32 s3, s6, s3
; GCN-NEXT: s_ashr_i32 s6, s3, 31
; GCN-NEXT: s_add_i32 s3, s3, s6
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: s_xor_b32 s3, s3, s6
; GCN-NEXT: s_sub_i32 s6, 0, s2
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xb
; GCN-NEXT: v_mul_f32_e32 v0, s7, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: s_xor_b32 s15, s6, s4 ; GCN-NEXT: v_cvt_f32_u32_e32 v1, s3
; GCN-NEXT: s_ashr_i32 s6, s7, 31 ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_add_i32 s7, s7, s6 ; GCN-NEXT: s_ashr_i32 s8, s0, 31
; GCN-NEXT: v_mul_lo_u32 v1, v0, s13 ; GCN-NEXT: v_mul_lo_u32 v2, s6, v0
; GCN-NEXT: v_mul_hi_u32 v2, v0, s13 ; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GCN-NEXT: s_xor_b32 s7, s7, s6 ; GCN-NEXT: s_add_i32 s0, s0, s8
; GCN-NEXT: s_mov_b32 s11, 0xf000 ; GCN-NEXT: s_xor_b32 s0, s0, s8
; GCN-NEXT: v_sub_i32_e32 v3, vcc, 0, v1 ; GCN-NEXT: v_mul_hi_u32 v2, v0, v2
; GCN-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v2 ; GCN-NEXT: v_mul_f32_e32 v1, s7, v1
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[2:3]
; GCN-NEXT: v_mul_hi_u32 v1, v1, v0
; GCN-NEXT: v_cvt_f32_u32_e32 v2, s15
; GCN-NEXT: s_mov_b32 s10, -1
; GCN-NEXT: v_add_i32_e32 v3, vcc, v1, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v1, v0
; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v2
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v3, s[2:3]
; GCN-NEXT: v_mul_hi_u32 v0, v0, s5
; GCN-NEXT: v_mul_f32_e32 v1, s14, v1
; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1
; GCN-NEXT: v_mul_lo_u32 v0, v0, s13 ; GCN-NEXT: s_sub_i32 s6, 0, s3
; GCN-NEXT: v_mul_lo_u32 v4, v1, s15 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v2, v0
; GCN-NEXT: v_mul_hi_u32 v5, v1, s15 ; GCN-NEXT: v_mul_hi_u32 v0, s0, v0
; GCN-NEXT: v_sub_i32_e32 v2, vcc, s5, v0 ; GCN-NEXT: v_mul_lo_u32 v2, s6, v1
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s5, v0 ; GCN-NEXT: s_ashr_i32 s9, s1, 31
; GCN-NEXT: v_sub_i32_e32 v6, vcc, 0, v4 ; GCN-NEXT: s_add_i32 s1, s1, s9
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v5 ; GCN-NEXT: v_mul_lo_u32 v0, v0, s2
; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v6, s[4:5] ; GCN-NEXT: v_mul_hi_u32 v2, v1, v2
; GCN-NEXT: v_mul_hi_u32 v4, v4, v1 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s13, v2 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: v_add_i32_e32 v3, vcc, s13, v2 ; GCN-NEXT: v_sub_i32_e32 v0, vcc, s0, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s13, v2 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s2, v0
; GCN-NEXT: v_add_i32_e32 v5, vcc, v4, v1 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s2, v0
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v4, v1 ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v5, s[4:5] ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, s2, v0
; GCN-NEXT: v_mul_hi_u32 v1, v1, s7 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s2, v0
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GCN-NEXT: v_cndmask_b32_e32 v0, v2, v0, vcc ; GCN-NEXT: s_xor_b32 s0, s1, s9
; GCN-NEXT: v_cndmask_b32_e64 v0, v3, v0, s[2:3] ; GCN-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; GCN-NEXT: v_mul_lo_u32 v1, v1, s15 ; GCN-NEXT: v_mul_hi_u32 v1, s0, v1
; GCN-NEXT: v_xor_b32_e32 v0, s12, v0 ; GCN-NEXT: v_xor_b32_e32 v0, s8, v0
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s12, v0 ; GCN-NEXT: v_subrev_i32_e32 v0, vcc, s8, v0
; GCN-NEXT: v_sub_i32_e32 v2, vcc, s7, v1 ; GCN-NEXT: v_mul_lo_u32 v1, v1, s3
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], s7, v1 ; GCN-NEXT: v_sub_i32_e32 v1, vcc, s0, v1
; GCN-NEXT: v_cmp_le_u32_e64 s[0:1], s15, v2 ; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s3, v1
; GCN-NEXT: v_add_i32_e32 v3, vcc, s15, v2 ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s3, v1
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s15, v2 ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_subrev_i32_e32 v2, vcc, s3, v1
; GCN-NEXT: v_cndmask_b32_e32 v1, v2, v1, vcc ; GCN-NEXT: v_cmp_le_u32_e32 vcc, s3, v1
; GCN-NEXT: v_cndmask_b32_e64 v1, v3, v1, s[2:3] ; GCN-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc
; GCN-NEXT: v_xor_b32_e32 v1, s6, v1 ; GCN-NEXT: v_xor_b32_e32 v1, s9, v1
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s6, v1 ; GCN-NEXT: v_subrev_i32_e32 v1, vcc, s9, v1
; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[8:11], 0 ; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y %shl.y = shl <2 x i32> <i32 4096, i32 4096>, %y
%r = srem <2 x i32> %x, %shl.y %r = srem <2 x i32> %x, %shl.y
store <2 x i32> %r, <2 x i32> addrspace(1)* %out store <2 x i32> %r, <2 x i32> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @udiv_i64_oddk_denom(i64 addrspace(1)* %out, i64 %x) { define amdgpu_kernel void @udiv_i64_oddk_denom(i64 addrspace(1)* %out, i64 %x) {
; CHECK-LABEL: @udiv_i64_oddk_denom( ; CHECK-LABEL: @udiv_i64_oddk_denom(
; CHECK-NEXT: [[R:%.*]] = udiv i64 [[X:%.*]], 1235195949943 ; CHECK-NEXT: [[R:%.*]] = udiv i64 [[X:%.*]], 1235195949943
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_i64_oddk_denom: ; GCN-LABEL: udiv_i64_oddk_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: v_mov_b32_e32 v0, 0x4f176a73 ; GCN-NEXT: v_mov_b32_e32 v0, 0x4f176a73
; GCN-NEXT: v_mov_b32_e32 v1, 0x4f800000 ; GCN-NEXT: v_mov_b32_e32 v1, 0x4f800000
; GCN-NEXT: v_madmk_f32 v0, v1, 0x438f8000, v0 ; GCN-NEXT: v_madmk_f32 v0, v1, 0x438f8000, v0
; GCN-NEXT: v_rcp_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_f32_e32 v0, v0
▲ Show 20 Lines • Show All 118 Lines • ▼ Show 20 Lines; GCN-NEXT: s_endpgm
%r = udiv i64 %x, 1235195949943 %r = udiv i64 %x, 1235195949943
store i64 %r, i64 addrspace(1)* %out store i64 %r, i64 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @udiv_i64_pow2k_denom(i64 addrspace(1)* %out, i64 %x) { define amdgpu_kernel void @udiv_i64_pow2k_denom(i64 addrspace(1)* %out, i64 %x) {
; CHECK-LABEL: @udiv_i64_pow2k_denom( ; CHECK-LABEL: @udiv_i64_pow2k_denom(
; CHECK-NEXT: [[R:%.*]] = udiv i64 [[X:%.*]], 4096 ; CHECK-NEXT: [[R:%.*]] = udiv i64 [[X:%.*]], 4096
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_i64_pow2k_denom: ; GCN-LABEL: udiv_i64_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s3, 0xf000 ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: s_mov_b32 s2, -1 ; GCN-NEXT: s_mov_b32 s2, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_mov_b32 s0, s4 ; GCN-NEXT: s_mov_b32 s0, s4
; GCN-NEXT: s_mov_b32 s1, s5 ; GCN-NEXT: s_mov_b32 s1, s5
; GCN-NEXT: s_lshr_b64 s[4:5], s[6:7], 12 ; GCN-NEXT: s_lshr_b64 s[4:5], s[6:7], 12
; GCN-NEXT: v_mov_b32_e32 v0, s4 ; GCN-NEXT: v_mov_b32_e32 v0, s4
; GCN-NEXT: v_mov_b32_e32 v1, s5 ; GCN-NEXT: v_mov_b32_e32 v1, s5
; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0 ; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = udiv i64 %x, 4096 %r = udiv i64 %x, 4096
store i64 %r, i64 addrspace(1)* %out store i64 %r, i64 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @udiv_i64_pow2_shl_denom(i64 addrspace(1)* %out, i64 %x, i64 %y) { define amdgpu_kernel void @udiv_i64_pow2_shl_denom(i64 addrspace(1)* %out, i64 %x, i64 %y) {
; CHECK-LABEL: @udiv_i64_pow2_shl_denom( ; CHECK-LABEL: @udiv_i64_pow2_shl_denom(
; CHECK-NEXT: [[SHL_Y:%.*]] = shl i64 4096, [[Y:%.*]] ; CHECK-NEXT: [[SHL_Y:%.*]] = shl i64 4096, [[Y:%.*]]
; CHECK-NEXT: [[R:%.*]] = udiv i64 [[X:%.*]], [[SHL_Y]] ; CHECK-NEXT: [[R:%.*]] = udiv i64 [[X:%.*]], [[SHL_Y]]
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_i64_pow2_shl_denom: ; GCN-LABEL: udiv_i64_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9
; GCN-NEXT: s_load_dword s8, s[0:1], 0xd ; GCN-NEXT: s_load_dword s8, s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s3, 0xf000 ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: s_mov_b32 s2, -1 ; GCN-NEXT: s_mov_b32 s2, -1
Show All 15 Lines
define amdgpu_kernel void @udiv_v2i64_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) { define amdgpu_kernel void @udiv_v2i64_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) {
; CHECK-LABEL: @udiv_v2i64_pow2k_denom( ; CHECK-LABEL: @udiv_v2i64_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = udiv i64 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = udiv i64 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = udiv i64 [[TMP4]], 4096 ; CHECK-NEXT: [[TMP5:%.*]] = udiv i64 [[TMP4]], 4096
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_v2i64_pow2k_denom: ; GCN-LABEL: udiv_v2i64_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 14 Lines
define amdgpu_kernel void @udiv_v2i64_mixed_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) { define amdgpu_kernel void @udiv_v2i64_mixed_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) {
; CHECK-LABEL: @udiv_v2i64_mixed_pow2k_denom( ; CHECK-LABEL: @udiv_v2i64_mixed_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = udiv i64 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = udiv i64 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = udiv i64 [[TMP4]], 4095 ; CHECK-NEXT: [[TMP5:%.*]] = udiv i64 [[TMP4]], 4095
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_v2i64_mixed_pow2k_denom: ; GCN-LABEL: udiv_v2i64_mixed_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: v_mov_b32_e32 v0, 0x4f800000 ; GCN-NEXT: v_mov_b32_e32 v0, 0x4f800000
; GCN-NEXT: v_madak_f32 v0, 0, v0, 0x457ff000 ; GCN-NEXT: v_madak_f32 v0, 0, v0, 0x457ff000
; GCN-NEXT: v_rcp_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_f32_e32 v0, v0
; GCN-NEXT: s_movk_i32 s6, 0xf001 ; GCN-NEXT: s_movk_i32 s6, 0xf001
▲ Show 20 Lines • Show All 113 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 0 ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 0
; CHECK-NEXT: [[TMP3:%.*]] = udiv i64 [[TMP1]], [[TMP2]] ; CHECK-NEXT: [[TMP3:%.*]] = udiv i64 [[TMP1]], [[TMP2]]
; CHECK-NEXT: [[TMP4:%.*]] = insertelement <2 x i64> undef, i64 [[TMP3]], i64 0 ; CHECK-NEXT: [[TMP4:%.*]] = insertelement <2 x i64> undef, i64 [[TMP3]], i64 0
; CHECK-NEXT: [[TMP5:%.*]] = extractelement <2 x i64> [[X]], i64 1 ; CHECK-NEXT: [[TMP5:%.*]] = extractelement <2 x i64> [[X]], i64 1
; CHECK-NEXT: [[TMP6:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 1
; CHECK-NEXT: [[TMP7:%.*]] = udiv i64 [[TMP5]], [[TMP6]] ; CHECK-NEXT: [[TMP7:%.*]] = udiv i64 [[TMP5]], [[TMP6]]
; CHECK-NEXT: [[TMP8:%.*]] = insertelement <2 x i64> [[TMP4]], i64 [[TMP7]], i64 1 ; CHECK-NEXT: [[TMP8:%.*]] = insertelement <2 x i64> [[TMP4]], i64 [[TMP7]], i64 1
; CHECK-NEXT: store <2 x i64> [[TMP8]], <2 x i64> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i64> [[TMP8]], <2 x i64> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: udiv_v2i64_pow2_shl_denom: ; GCN-LABEL: udiv_v2i64_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0xd
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x11 ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x11
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
Show All 13 Lines; GCN-NEXT: s_endpgm
%r = udiv <2 x i64> %x, %shl.y %r = udiv <2 x i64> %x, %shl.y
store <2 x i64> %r, <2 x i64> addrspace(1)* %out store <2 x i64> %r, <2 x i64> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @urem_i64_oddk_denom(i64 addrspace(1)* %out, i64 %x) { define amdgpu_kernel void @urem_i64_oddk_denom(i64 addrspace(1)* %out, i64 %x) {
; CHECK-LABEL: @urem_i64_oddk_denom( ; CHECK-LABEL: @urem_i64_oddk_denom(
; CHECK-NEXT: [[R:%.*]] = urem i64 [[X:%.*]], 1235195393993 ; CHECK-NEXT: [[R:%.*]] = urem i64 [[X:%.*]], 1235195393993
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_i64_oddk_denom: ; GCN-LABEL: urem_i64_oddk_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: v_mov_b32_e32 v0, 0x4f1761f8 ; GCN-NEXT: v_mov_b32_e32 v0, 0x4f1761f8
; GCN-NEXT: v_mov_b32_e32 v1, 0x4f800000 ; GCN-NEXT: v_mov_b32_e32 v1, 0x4f800000
; GCN-NEXT: v_madmk_f32 v0, v1, 0x438f8000, v0 ; GCN-NEXT: v_madmk_f32 v0, v1, 0x438f8000, v0
; GCN-NEXT: v_rcp_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_f32_e32 v0, v0
▲ Show 20 Lines • Show All 117 Lines • ▼ Show 20 Lines; GCN-NEXT: s_endpgm
%r = urem i64 %x, 1235195393993 %r = urem i64 %x, 1235195393993
store i64 %r, i64 addrspace(1)* %out store i64 %r, i64 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @urem_i64_pow2k_denom(i64 addrspace(1)* %out, i64 %x) { define amdgpu_kernel void @urem_i64_pow2k_denom(i64 addrspace(1)* %out, i64 %x) {
; CHECK-LABEL: @urem_i64_pow2k_denom( ; CHECK-LABEL: @urem_i64_pow2k_denom(
; CHECK-NEXT: [[R:%.*]] = urem i64 [[X:%.*]], 4096 ; CHECK-NEXT: [[R:%.*]] = urem i64 [[X:%.*]], 4096
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_i64_pow2k_denom: ; GCN-LABEL: urem_i64_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s3, 0xf000 ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: s_mov_b32 s2, -1 ; GCN-NEXT: s_mov_b32 s2, -1
; GCN-NEXT: v_mov_b32_e32 v1, 0 ; GCN-NEXT: v_mov_b32_e32 v1, 0
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_mov_b32 s0, s4 ; GCN-NEXT: s_mov_b32 s0, s4
; GCN-NEXT: s_and_b32 s4, s6, 0xfff ; GCN-NEXT: s_and_b32 s4, s6, 0xfff
; GCN-NEXT: s_mov_b32 s1, s5 ; GCN-NEXT: s_mov_b32 s1, s5
; GCN-NEXT: v_mov_b32_e32 v0, s4 ; GCN-NEXT: v_mov_b32_e32 v0, s4
; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0 ; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
%r = urem i64 %x, 4096 %r = urem i64 %x, 4096
store i64 %r, i64 addrspace(1)* %out store i64 %r, i64 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @urem_i64_pow2_shl_denom(i64 addrspace(1)* %out, i64 %x, i64 %y) { define amdgpu_kernel void @urem_i64_pow2_shl_denom(i64 addrspace(1)* %out, i64 %x, i64 %y) {
; CHECK-LABEL: @urem_i64_pow2_shl_denom( ; CHECK-LABEL: @urem_i64_pow2_shl_denom(
; CHECK-NEXT: [[SHL_Y:%.*]] = shl i64 4096, [[Y:%.*]] ; CHECK-NEXT: [[SHL_Y:%.*]] = shl i64 4096, [[Y:%.*]]
; CHECK-NEXT: [[R:%.*]] = urem i64 [[X:%.*]], [[SHL_Y]] ; CHECK-NEXT: [[R:%.*]] = urem i64 [[X:%.*]], [[SHL_Y]]
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_i64_pow2_shl_denom: ; GCN-LABEL: urem_i64_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9
; GCN-NEXT: s_load_dword s8, s[0:1], 0xd ; GCN-NEXT: s_load_dword s8, s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s3, 0xf000 ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: s_mov_b32 s2, -1 ; GCN-NEXT: s_mov_b32 s2, -1
Show All 19 Lines
define amdgpu_kernel void @urem_v2i64_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) { define amdgpu_kernel void @urem_v2i64_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) {
; CHECK-LABEL: @urem_v2i64_pow2k_denom( ; CHECK-LABEL: @urem_v2i64_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = urem i64 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = urem i64 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = urem i64 [[TMP4]], 4096 ; CHECK-NEXT: [[TMP5:%.*]] = urem i64 [[TMP4]], 4096
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_v2i64_pow2k_denom: ; GCN-LABEL: urem_v2i64_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xd
; GCN-NEXT: s_movk_i32 s8, 0xfff ; GCN-NEXT: s_movk_i32 s8, 0xfff
; GCN-NEXT: v_mov_b32_e32 v1, 0 ; GCN-NEXT: v_mov_b32_e32 v1, 0
Show All 18 Lines
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 0 ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 0
; CHECK-NEXT: [[TMP3:%.*]] = urem i64 [[TMP1]], [[TMP2]] ; CHECK-NEXT: [[TMP3:%.*]] = urem i64 [[TMP1]], [[TMP2]]
; CHECK-NEXT: [[TMP4:%.*]] = insertelement <2 x i64> undef, i64 [[TMP3]], i64 0 ; CHECK-NEXT: [[TMP4:%.*]] = insertelement <2 x i64> undef, i64 [[TMP3]], i64 0
; CHECK-NEXT: [[TMP5:%.*]] = extractelement <2 x i64> [[X]], i64 1 ; CHECK-NEXT: [[TMP5:%.*]] = extractelement <2 x i64> [[X]], i64 1
; CHECK-NEXT: [[TMP6:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 1
; CHECK-NEXT: [[TMP7:%.*]] = urem i64 [[TMP5]], [[TMP6]] ; CHECK-NEXT: [[TMP7:%.*]] = urem i64 [[TMP5]], [[TMP6]]
; CHECK-NEXT: [[TMP8:%.*]] = insertelement <2 x i64> [[TMP4]], i64 [[TMP7]], i64 1 ; CHECK-NEXT: [[TMP8:%.*]] = insertelement <2 x i64> [[TMP4]], i64 [[TMP7]], i64 1
; CHECK-NEXT: store <2 x i64> [[TMP8]], <2 x i64> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i64> [[TMP8]], <2 x i64> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: urem_v2i64_pow2_shl_denom: ; GCN-LABEL: urem_v2i64_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0xd
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x11 ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x11
; GCN-NEXT: s_mov_b32 s13, 0 ; GCN-NEXT: s_mov_b32 s13, 0
Show All 19 Lines; GCN-NEXT: s_endpgm
%r = urem <2 x i64> %x, %shl.y %r = urem <2 x i64> %x, %shl.y
store <2 x i64> %r, <2 x i64> addrspace(1)* %out store <2 x i64> %r, <2 x i64> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @sdiv_i64_oddk_denom(i64 addrspace(1)* %out, i64 %x) { define amdgpu_kernel void @sdiv_i64_oddk_denom(i64 addrspace(1)* %out, i64 %x) {
; CHECK-LABEL: @sdiv_i64_oddk_denom( ; CHECK-LABEL: @sdiv_i64_oddk_denom(
; CHECK-NEXT: [[R:%.*]] = sdiv i64 [[X:%.*]], 1235195 ; CHECK-NEXT: [[R:%.*]] = sdiv i64 [[X:%.*]], 1235195
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_i64_oddk_denom: ; GCN-LABEL: sdiv_i64_oddk_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: v_mov_b32_e32 v0, 0x4f800000 ; GCN-NEXT: v_mov_b32_e32 v0, 0x4f800000
; GCN-NEXT: v_madak_f32 v0, 0, v0, 0x4996c7d8 ; GCN-NEXT: v_madak_f32 v0, 0, v0, 0x4996c7d8
; GCN-NEXT: v_rcp_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_f32_e32 v0, v0
; GCN-NEXT: s_mov_b32 s2, 0xffed2705 ; GCN-NEXT: s_mov_b32 s2, 0xffed2705
▲ Show 20 Lines • Show All 113 Lines • ▼ Show 20 Lines; GCN-NEXT: s_endpgm
%r = sdiv i64 %x, 1235195 %r = sdiv i64 %x, 1235195
store i64 %r, i64 addrspace(1)* %out store i64 %r, i64 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @sdiv_i64_pow2k_denom(i64 addrspace(1)* %out, i64 %x) { define amdgpu_kernel void @sdiv_i64_pow2k_denom(i64 addrspace(1)* %out, i64 %x) {
; CHECK-LABEL: @sdiv_i64_pow2k_denom( ; CHECK-LABEL: @sdiv_i64_pow2k_denom(
; CHECK-NEXT: [[R:%.*]] = sdiv i64 [[X:%.*]], 4096 ; CHECK-NEXT: [[R:%.*]] = sdiv i64 [[X:%.*]], 4096
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_i64_pow2k_denom: ; GCN-LABEL: sdiv_i64_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s3, 0xf000 ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: s_mov_b32 s2, -1 ; GCN-NEXT: s_mov_b32 s2, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
Show All 12 Lines; GCN-NEXT: s_endpgm
store i64 %r, i64 addrspace(1)* %out store i64 %r, i64 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @sdiv_i64_pow2_shl_denom(i64 addrspace(1)* %out, i64 %x, i64 %y) { define amdgpu_kernel void @sdiv_i64_pow2_shl_denom(i64 addrspace(1)* %out, i64 %x, i64 %y) {
; CHECK-LABEL: @sdiv_i64_pow2_shl_denom( ; CHECK-LABEL: @sdiv_i64_pow2_shl_denom(
; CHECK-NEXT: [[SHL_Y:%.*]] = shl i64 4096, [[Y:%.*]] ; CHECK-NEXT: [[SHL_Y:%.*]] = shl i64 4096, [[Y:%.*]]
; CHECK-NEXT: [[R:%.*]] = sdiv i64 [[X:%.*]], [[SHL_Y]] ; CHECK-NEXT: [[R:%.*]] = sdiv i64 [[X:%.*]], [[SHL_Y]]
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_i64_pow2_shl_denom: ; GCN-LABEL: sdiv_i64_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dword s4, s[0:1], 0xd ; GCN-NEXT: s_load_dword s4, s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s3, 0 ; GCN-NEXT: s_mov_b32 s3, 0
; GCN-NEXT: s_movk_i32 s2, 0x1000 ; GCN-NEXT: s_movk_i32 s2, 0x1000
; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x9
▲ Show 20 Lines • Show All 140 Lines • ▼ Show 20 Lines
define amdgpu_kernel void @sdiv_v2i64_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) { define amdgpu_kernel void @sdiv_v2i64_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) {
; CHECK-LABEL: @sdiv_v2i64_pow2k_denom( ; CHECK-LABEL: @sdiv_v2i64_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = sdiv i64 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = sdiv i64 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = sdiv i64 [[TMP4]], 4096 ; CHECK-NEXT: [[TMP5:%.*]] = sdiv i64 [[TMP4]], 4096
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_v2i64_pow2k_denom: ; GCN-LABEL: sdiv_v2i64_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
Show All 22 Lines
define amdgpu_kernel void @ssdiv_v2i64_mixed_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) { define amdgpu_kernel void @ssdiv_v2i64_mixed_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) {
; CHECK-LABEL: @ssdiv_v2i64_mixed_pow2k_denom( ; CHECK-LABEL: @ssdiv_v2i64_mixed_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = sdiv i64 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = sdiv i64 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = sdiv i64 [[TMP4]], 4095 ; CHECK-NEXT: [[TMP5:%.*]] = sdiv i64 [[TMP4]], 4095
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: ssdiv_v2i64_mixed_pow2k_denom: ; GCN-LABEL: ssdiv_v2i64_mixed_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: v_mov_b32_e32 v0, 0x457ff000 ; GCN-NEXT: v_mov_b32_e32 v0, 0x457ff000
; GCN-NEXT: v_mov_b32_e32 v1, 0x4f800000 ; GCN-NEXT: v_mov_b32_e32 v1, 0x4f800000
; GCN-NEXT: v_mac_f32_e32 v0, 0, v1 ; GCN-NEXT: v_mac_f32_e32 v0, 0, v1
; GCN-NEXT: v_rcp_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_f32_e32 v0, v0
▲ Show 20 Lines • Show All 128 Lines • ▼ Show 20 Lines
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 0 ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 0
; CHECK-NEXT: [[TMP3:%.*]] = sdiv i64 [[TMP1]], [[TMP2]] ; CHECK-NEXT: [[TMP3:%.*]] = sdiv i64 [[TMP1]], [[TMP2]]
; CHECK-NEXT: [[TMP4:%.*]] = insertelement <2 x i64> undef, i64 [[TMP3]], i64 0 ; CHECK-NEXT: [[TMP4:%.*]] = insertelement <2 x i64> undef, i64 [[TMP3]], i64 0
; CHECK-NEXT: [[TMP5:%.*]] = extractelement <2 x i64> [[X]], i64 1 ; CHECK-NEXT: [[TMP5:%.*]] = extractelement <2 x i64> [[X]], i64 1
; CHECK-NEXT: [[TMP6:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 1
; CHECK-NEXT: [[TMP7:%.*]] = sdiv i64 [[TMP5]], [[TMP6]] ; CHECK-NEXT: [[TMP7:%.*]] = sdiv i64 [[TMP5]], [[TMP6]]
; CHECK-NEXT: [[TMP8:%.*]] = insertelement <2 x i64> [[TMP4]], i64 [[TMP7]], i64 1 ; CHECK-NEXT: [[TMP8:%.*]] = insertelement <2 x i64> [[TMP4]], i64 [[TMP7]], i64 1
; CHECK-NEXT: store <2 x i64> [[TMP8]], <2 x i64> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i64> [[TMP8]], <2 x i64> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: sdiv_v2i64_pow2_shl_denom: ; GCN-LABEL: sdiv_v2i64_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x11 ; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x11
; GCN-NEXT: s_mov_b32 s3, 0 ; GCN-NEXT: s_mov_b32 s3, 0
; GCN-NEXT: s_movk_i32 s2, 0x1000 ; GCN-NEXT: s_movk_i32 s2, 0x1000
; GCN-NEXT: s_mov_b32 s20, 0x4f800000 ; GCN-NEXT: s_mov_b32 s20, 0x4f800000
▲ Show 20 Lines • Show All 264 Lines • ▼ Show 20 Lines; GCN-NEXT: s_endpgm
%r = sdiv <2 x i64> %x, %shl.y %r = sdiv <2 x i64> %x, %shl.y
store <2 x i64> %r, <2 x i64> addrspace(1)* %out store <2 x i64> %r, <2 x i64> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @srem_i64_oddk_denom(i64 addrspace(1)* %out, i64 %x) { define amdgpu_kernel void @srem_i64_oddk_denom(i64 addrspace(1)* %out, i64 %x) {
; CHECK-LABEL: @srem_i64_oddk_denom( ; CHECK-LABEL: @srem_i64_oddk_denom(
; CHECK-NEXT: [[R:%.*]] = srem i64 [[X:%.*]], 1235195 ; CHECK-NEXT: [[R:%.*]] = srem i64 [[X:%.*]], 1235195
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_i64_oddk_denom: ; GCN-LABEL: srem_i64_oddk_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: v_mov_b32_e32 v0, 0x4f800000 ; GCN-NEXT: v_mov_b32_e32 v0, 0x4f800000
; GCN-NEXT: v_madak_f32 v0, 0, v0, 0x4996c7d8 ; GCN-NEXT: v_madak_f32 v0, 0, v0, 0x4996c7d8
; GCN-NEXT: v_rcp_f32_e32 v0, v0 ; GCN-NEXT: v_rcp_f32_e32 v0, v0
; GCN-NEXT: s_mov_b32 s2, 0xffed2705 ; GCN-NEXT: s_mov_b32 s2, 0xffed2705
▲ Show 20 Lines • Show All 111 Lines • ▼ Show 20 Lines; GCN-NEXT: s_endpgm
%r = srem i64 %x, 1235195 %r = srem i64 %x, 1235195
store i64 %r, i64 addrspace(1)* %out store i64 %r, i64 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @srem_i64_pow2k_denom(i64 addrspace(1)* %out, i64 %x) { define amdgpu_kernel void @srem_i64_pow2k_denom(i64 addrspace(1)* %out, i64 %x) {
; CHECK-LABEL: @srem_i64_pow2k_denom( ; CHECK-LABEL: @srem_i64_pow2k_denom(
; CHECK-NEXT: [[R:%.*]] = srem i64 [[X:%.*]], 4096 ; CHECK-NEXT: [[R:%.*]] = srem i64 [[X:%.*]], 4096
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_i64_pow2k_denom: ; GCN-LABEL: srem_i64_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s3, 0xf000 ; GCN-NEXT: s_mov_b32 s3, 0xf000
; GCN-NEXT: s_mov_b32 s2, -1 ; GCN-NEXT: s_mov_b32 s2, -1
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
Show All 14 Lines; GCN-NEXT: s_endpgm
store i64 %r, i64 addrspace(1)* %out store i64 %r, i64 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @srem_i64_pow2_shl_denom(i64 addrspace(1)* %out, i64 %x, i64 %y) { define amdgpu_kernel void @srem_i64_pow2_shl_denom(i64 addrspace(1)* %out, i64 %x, i64 %y) {
; CHECK-LABEL: @srem_i64_pow2_shl_denom( ; CHECK-LABEL: @srem_i64_pow2_shl_denom(
; CHECK-NEXT: [[SHL_Y:%.*]] = shl i64 4096, [[Y:%.*]] ; CHECK-NEXT: [[SHL_Y:%.*]] = shl i64 4096, [[Y:%.*]]
; CHECK-NEXT: [[R:%.*]] = srem i64 [[X:%.*]], [[SHL_Y]] ; CHECK-NEXT: [[R:%.*]] = srem i64 [[X:%.*]], [[SHL_Y]]
; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store i64 [[R]], i64 addrspace(1)* [[OUT:%.*]], align 4
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_i64_pow2_shl_denom: ; GCN-LABEL: srem_i64_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dword s4, s[0:1], 0xd ; GCN-NEXT: s_load_dword s4, s[0:1], 0xd
; GCN-NEXT: s_mov_b32 s3, 0 ; GCN-NEXT: s_mov_b32 s3, 0
; GCN-NEXT: s_movk_i32 s2, 0x1000 ; GCN-NEXT: s_movk_i32 s2, 0x1000
; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x9
▲ Show 20 Lines • Show All 138 Lines • ▼ Show 20 Lines
define amdgpu_kernel void @srem_v2i64_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) { define amdgpu_kernel void @srem_v2i64_pow2k_denom(<2 x i64> addrspace(1)* %out, <2 x i64> %x) {
; CHECK-LABEL: @srem_v2i64_pow2k_denom( ; CHECK-LABEL: @srem_v2i64_pow2k_denom(
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = srem i64 [[TMP1]], 4096 ; CHECK-NEXT: [[TMP2:%.*]] = srem i64 [[TMP1]], 4096
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0 ; CHECK-NEXT: [[TMP3:%.*]] = insertelement <2 x i64> undef, i64 [[TMP2]], i64 0
; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1 ; CHECK-NEXT: [[TMP4:%.*]] = extractelement <2 x i64> [[X]], i64 1
; CHECK-NEXT: [[TMP5:%.*]] = srem i64 [[TMP4]], 4096 ; CHECK-NEXT: [[TMP5:%.*]] = srem i64 [[TMP4]], 4096
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = insertelement <2 x i64> [[TMP3]], i64 [[TMP5]], i64 1
; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i64> [[TMP6]], <2 x i64> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_v2i64_pow2k_denom: ; GCN-LABEL: srem_v2i64_pow2k_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xd ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0xd
; GCN-NEXT: s_movk_i32 s8, 0xf000 ; GCN-NEXT: s_movk_i32 s8, 0xf000
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
Show All 30 Lines
; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x i64> [[X:%.*]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 0 ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 0
; CHECK-NEXT: [[TMP3:%.*]] = srem i64 [[TMP1]], [[TMP2]] ; CHECK-NEXT: [[TMP3:%.*]] = srem i64 [[TMP1]], [[TMP2]]
; CHECK-NEXT: [[TMP4:%.*]] = insertelement <2 x i64> undef, i64 [[TMP3]], i64 0 ; CHECK-NEXT: [[TMP4:%.*]] = insertelement <2 x i64> undef, i64 [[TMP3]], i64 0
; CHECK-NEXT: [[TMP5:%.*]] = extractelement <2 x i64> [[X]], i64 1 ; CHECK-NEXT: [[TMP5:%.*]] = extractelement <2 x i64> [[X]], i64 1
; CHECK-NEXT: [[TMP6:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 1 ; CHECK-NEXT: [[TMP6:%.*]] = extractelement <2 x i64> [[SHL_Y]], i64 1
; CHECK-NEXT: [[TMP7:%.*]] = srem i64 [[TMP5]], [[TMP6]] ; CHECK-NEXT: [[TMP7:%.*]] = srem i64 [[TMP5]], [[TMP6]]
; CHECK-NEXT: [[TMP8:%.*]] = insertelement <2 x i64> [[TMP4]], i64 [[TMP7]], i64 1 ; CHECK-NEXT: [[TMP8:%.*]] = insertelement <2 x i64> [[TMP4]], i64 [[TMP7]], i64 1
; CHECK-NEXT: store <2 x i64> [[TMP8]], <2 x i64> addrspace(1)* [[OUT:%.*]] ; CHECK-NEXT: store <2 x i64> [[TMP8]], <2 x i64> addrspace(1)* [[OUT:%.*]], align 16
; CHECK-NEXT: ret void ; CHECK-NEXT: ret void
; ;
; GCN-LABEL: srem_v2i64_pow2_shl_denom: ; GCN-LABEL: srem_v2i64_pow2_shl_denom:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x11 ; GCN-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x11
; GCN-NEXT: s_mov_b32 s3, 0 ; GCN-NEXT: s_mov_b32 s3, 0
; GCN-NEXT: s_movk_i32 s2, 0x1000 ; GCN-NEXT: s_movk_i32 s2, 0x1000
; GCN-NEXT: s_mov_b32 s18, 0x4f800000 ; GCN-NEXT: s_mov_b32 s18, 0x4f800000
▲ Show 20 Lines • Show All 264 Lines • Show Last 20 Lines

llvm/test/CodeGen/AMDGPU/bypass-div.ll

Show First 20 Lines • Show All 655 Lines • ▼ Show 20 Lines
define i32 @sdiv32(i32 %a, i32 %b) { define i32 @sdiv32(i32 %a, i32 %b) {
; GFX9-LABEL: sdiv32: ; GFX9-LABEL: sdiv32:
; GFX9: ; %bb.0: ; GFX9: ; %bb.0:
; GFX9-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GFX9-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT: v_ashrrev_i32_e32 v2, 31, v1 ; GFX9-NEXT: v_ashrrev_i32_e32 v2, 31, v1
; GFX9-NEXT: v_add_u32_e32 v1, v1, v2 ; GFX9-NEXT: v_add_u32_e32 v1, v1, v2
; GFX9-NEXT: v_xor_b32_e32 v1, v1, v2 ; GFX9-NEXT: v_xor_b32_e32 v1, v1, v2
; GFX9-NEXT: v_cvt_f32_u32_e32 v3, v1 ; GFX9-NEXT: v_cvt_f32_u32_e32 v3, v1
; GFX9-NEXT: v_rcp_iflag_f32_e32 v3, v3 ; GFX9-NEXT: v_sub_u32_e32 v4, 0, v1
; GFX9-NEXT: v_mul_f32_e32 v3, 0x4f800000, v3
; GFX9-NEXT: v_cvt_u32_f32_e32 v3, v3
; GFX9-NEXT: v_mul_lo_u32 v4, v3, v1
; GFX9-NEXT: v_mul_hi_u32 v5, v3, v1
; GFX9-NEXT: v_sub_u32_e32 v6, 0, v4
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v5
; GFX9-NEXT: v_cndmask_b32_e32 v4, v4, v6, vcc
; GFX9-NEXT: v_mul_hi_u32 v4, v4, v3
; GFX9-NEXT: v_ashrrev_i32_e32 v5, 31, v0 ; GFX9-NEXT: v_ashrrev_i32_e32 v5, 31, v0
; GFX9-NEXT: v_add_u32_e32 v0, v0, v5 ; GFX9-NEXT: v_add_u32_e32 v0, v0, v5
; GFX9-NEXT: v_rcp_iflag_f32_e32 v3, v3
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v5 ; GFX9-NEXT: v_xor_b32_e32 v0, v0, v5
; GFX9-NEXT: v_add_u32_e32 v6, v3, v4
; GFX9-NEXT: v_sub_u32_e32 v3, v3, v4
; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v6, vcc
; GFX9-NEXT: v_mul_hi_u32 v3, v3, v0
; GFX9-NEXT: v_xor_b32_e32 v2, v5, v2 ; GFX9-NEXT: v_xor_b32_e32 v2, v5, v2
; GFX9-NEXT: v_mul_f32_e32 v3, 0x4f7ffffe, v3
; GFX9-NEXT: v_cvt_u32_f32_e32 v3, v3
; GFX9-NEXT: v_mul_lo_u32 v4, v4, v3
; GFX9-NEXT: v_mul_hi_u32 v4, v3, v4
; GFX9-NEXT: v_add_u32_e32 v3, v3, v4
; GFX9-NEXT: v_mul_hi_u32 v3, v0, v3
; GFX9-NEXT: v_mul_lo_u32 v4, v3, v1 ; GFX9-NEXT: v_mul_lo_u32 v4, v3, v1
; GFX9-NEXT: v_add_u32_e32 v5, 1, v3 ; GFX9-NEXT: v_add_u32_e32 v5, 1, v3
; GFX9-NEXT: v_add_u32_e32 v6, -1, v3 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v4
; GFX9-NEXT: v_sub_u32_e32 v7, v0, v4 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v4 ; GFX9-NEXT: v_sub_u32_e32 v4, v0, v1
; GFX9-NEXT: v_cmp_ge_u32_e64 s[4:5], v7, v1 ; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GFX9-NEXT: s_and_b64 s[4:5], s[4:5], vcc ; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v0, v3, v5, s[4:5] ; GFX9-NEXT: v_add_u32_e32 v4, 1, v3
; GFX9-NEXT: v_cndmask_b32_e32 v0, v6, v0, vcc ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v0, v3, v4, vcc
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v2 ; GFX9-NEXT: v_xor_b32_e32 v0, v0, v2
; GFX9-NEXT: v_sub_u32_e32 v0, v0, v2 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v2
; GFX9-NEXT: s_setpc_b64 s[30:31] ; GFX9-NEXT: s_setpc_b64 s[30:31]
%d = sdiv i32 %a, %b %d = sdiv i32 %a, %b
ret i32 %d ret i32 %d
} }
define i32 @udiv32(i32 %a, i32 %b) { define i32 @udiv32(i32 %a, i32 %b) {
; GFX9-LABEL: udiv32: ; GFX9-LABEL: udiv32:
; GFX9: ; %bb.0: ; GFX9: ; %bb.0:
; GFX9-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GFX9-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT: v_cvt_f32_u32_e32 v2, v1 ; GFX9-NEXT: v_cvt_f32_u32_e32 v2, v1
; GFX9-NEXT: v_sub_u32_e32 v3, 0, v1
; GFX9-NEXT: v_rcp_iflag_f32_e32 v2, v2 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GFX9-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; GFX9-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; GFX9-NEXT: v_cvt_u32_f32_e32 v2, v2 ; GFX9-NEXT: v_cvt_u32_f32_e32 v2, v2
; GFX9-NEXT: v_mul_lo_u32 v3, v2, v1 ; GFX9-NEXT: v_mul_lo_u32 v3, v3, v2
; GFX9-NEXT: v_mul_hi_u32 v4, v2, v1 ; GFX9-NEXT: v_mul_hi_u32 v3, v2, v3
; GFX9-NEXT: v_sub_u32_e32 v5, 0, v3 ; GFX9-NEXT: v_add_u32_e32 v2, v2, v3
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4 ; GFX9-NEXT: v_mul_hi_u32 v2, v0, v2
; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GFX9-NEXT: v_mul_hi_u32 v3, v3, v2
; GFX9-NEXT: v_add_u32_e32 v4, v2, v3
; GFX9-NEXT: v_sub_u32_e32 v2, v2, v3
; GFX9-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; GFX9-NEXT: v_mul_hi_u32 v2, v2, v0
; GFX9-NEXT: v_mul_lo_u32 v3, v2, v1 ; GFX9-NEXT: v_mul_lo_u32 v3, v2, v1
; GFX9-NEXT: v_add_u32_e32 v4, 1, v2 ; GFX9-NEXT: v_add_u32_e32 v4, 1, v2
; GFX9-NEXT: v_add_u32_e32 v5, -1, v2 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v3
; GFX9-NEXT: v_sub_u32_e32 v6, v0, v3 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v3 ; GFX9-NEXT: v_sub_u32_e32 v3, v0, v1
; GFX9-NEXT: v_cmp_ge_u32_e64 s[4:5], v6, v1 ; GFX9-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; GFX9-NEXT: s_and_b64 s[4:5], s[4:5], vcc ; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v0, v2, v4, s[4:5] ; GFX9-NEXT: v_add_u32_e32 v3, 1, v2
; GFX9-NEXT: v_cndmask_b32_e32 v0, v5, v0, vcc ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v0, v2, v3, vcc
; GFX9-NEXT: s_setpc_b64 s[30:31] ; GFX9-NEXT: s_setpc_b64 s[30:31]
%d = udiv i32 %a, %b %d = udiv i32 %a, %b
ret i32 %d ret i32 %d
} }
define i32 @srem32(i32 %a, i32 %b) { define i32 @srem32(i32 %a, i32 %b) {
; GFX9-LABEL: srem32: ; GFX9-LABEL: srem32:
; GFX9: ; %bb.0: ; GFX9: ; %bb.0:
; GFX9-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GFX9-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT: v_ashrrev_i32_e32 v2, 31, v1 ; GFX9-NEXT: v_ashrrev_i32_e32 v2, 31, v1
; GFX9-NEXT: v_add_u32_e32 v1, v1, v2 ; GFX9-NEXT: v_add_u32_e32 v1, v1, v2
; GFX9-NEXT: v_xor_b32_e32 v1, v1, v2 ; GFX9-NEXT: v_xor_b32_e32 v1, v1, v2
; GFX9-NEXT: v_cvt_f32_u32_e32 v2, v1 ; GFX9-NEXT: v_cvt_f32_u32_e32 v2, v1
; GFX9-NEXT: v_rcp_iflag_f32_e32 v2, v2 ; GFX9-NEXT: v_sub_u32_e32 v3, 0, v1
; GFX9-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2
; GFX9-NEXT: v_cvt_u32_f32_e32 v2, v2
; GFX9-NEXT: v_mul_lo_u32 v3, v2, v1
; GFX9-NEXT: v_mul_hi_u32 v4, v2, v1
; GFX9-NEXT: v_sub_u32_e32 v5, 0, v3
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GFX9-NEXT: v_mul_hi_u32 v3, v3, v2
; GFX9-NEXT: v_ashrrev_i32_e32 v4, 31, v0 ; GFX9-NEXT: v_ashrrev_i32_e32 v4, 31, v0
; GFX9-NEXT: v_add_u32_e32 v0, v0, v4 ; GFX9-NEXT: v_add_u32_e32 v0, v0, v4
; GFX9-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v4 ; GFX9-NEXT: v_xor_b32_e32 v0, v0, v4
; GFX9-NEXT: v_add_u32_e32 v5, v2, v3 ; GFX9-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; GFX9-NEXT: v_sub_u32_e32 v2, v2, v3 ; GFX9-NEXT: v_cvt_u32_f32_e32 v2, v2
; GFX9-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc ; GFX9-NEXT: v_mul_lo_u32 v3, v3, v2
; GFX9-NEXT: v_mul_hi_u32 v2, v2, v0 ; GFX9-NEXT: v_mul_hi_u32 v3, v2, v3
; GFX9-NEXT: v_add_u32_e32 v2, v2, v3
; GFX9-NEXT: v_mul_hi_u32 v2, v0, v2
; GFX9-NEXT: v_mul_lo_u32 v2, v2, v1 ; GFX9-NEXT: v_mul_lo_u32 v2, v2, v1
; GFX9-NEXT: v_sub_u32_e32 v3, v0, v2 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v2
; GFX9-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v2 ; GFX9-NEXT: v_sub_u32_e32 v2, v0, v1
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v3, v1 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GFX9-NEXT: v_sub_u32_e32 v0, v3, v1 ; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GFX9-NEXT: s_and_b64 vcc, vcc, s[4:5] ; GFX9-NEXT: v_sub_u32_e32 v2, v0, v1
; GFX9-NEXT: v_add_u32_e32 v5, v3, v1 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v0, v5, v0, s[4:5]
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v4 ; GFX9-NEXT: v_xor_b32_e32 v0, v0, v4
; GFX9-NEXT: v_sub_u32_e32 v0, v0, v4 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v4
; GFX9-NEXT: s_setpc_b64 s[30:31] ; GFX9-NEXT: s_setpc_b64 s[30:31]
%d = srem i32 %a, %b %d = srem i32 %a, %b
ret i32 %d ret i32 %d
} }
define i32 @urem32(i32 %a, i32 %b) { define i32 @urem32(i32 %a, i32 %b) {
; GFX9-LABEL: urem32: ; GFX9-LABEL: urem32:
; GFX9: ; %bb.0: ; GFX9: ; %bb.0:
; GFX9-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0) ; GFX9-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; GFX9-NEXT: v_cvt_f32_u32_e32 v2, v1 ; GFX9-NEXT: v_cvt_f32_u32_e32 v2, v1
; GFX9-NEXT: v_sub_u32_e32 v3, 0, v1
; GFX9-NEXT: v_rcp_iflag_f32_e32 v2, v2 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GFX9-NEXT: v_mul_f32_e32 v2, 0x4f800000, v2 ; GFX9-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; GFX9-NEXT: v_cvt_u32_f32_e32 v2, v2 ; GFX9-NEXT: v_cvt_u32_f32_e32 v2, v2
; GFX9-NEXT: v_mul_lo_u32 v3, v2, v1 ; GFX9-NEXT: v_mul_lo_u32 v3, v3, v2
; GFX9-NEXT: v_mul_hi_u32 v4, v2, v1 ; GFX9-NEXT: v_mul_hi_u32 v3, v2, v3
; GFX9-NEXT: v_sub_u32_e32 v5, 0, v3 ; GFX9-NEXT: v_add_u32_e32 v2, v2, v3
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4 ; GFX9-NEXT: v_mul_hi_u32 v2, v0, v2
; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GFX9-NEXT: v_mul_hi_u32 v3, v3, v2
; GFX9-NEXT: v_add_u32_e32 v4, v2, v3
; GFX9-NEXT: v_sub_u32_e32 v2, v2, v3
; GFX9-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; GFX9-NEXT: v_mul_hi_u32 v2, v2, v0
; GFX9-NEXT: v_mul_lo_u32 v2, v2, v1 ; GFX9-NEXT: v_mul_lo_u32 v2, v2, v1
; GFX9-NEXT: v_sub_u32_e32 v3, v0, v2 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v2
; GFX9-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v2 ; GFX9-NEXT: v_sub_u32_e32 v2, v0, v1
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v3, v1 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GFX9-NEXT: v_sub_u32_e32 v0, v3, v1 ; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GFX9-NEXT: s_and_b64 vcc, vcc, s[4:5] ; GFX9-NEXT: v_sub_u32_e32 v2, v0, v1
; GFX9-NEXT: v_add_u32_e32 v4, v3, v1 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[4:5]
; GFX9-NEXT: s_setpc_b64 s[30:31] ; GFX9-NEXT: s_setpc_b64 s[30:31]
%d = urem i32 %a, %b %d = urem i32 %a, %b
ret i32 %d ret i32 %d
} }
define <2 x i64> @sdivrem64(i64 %a, i64 %b) { define <2 x i64> @sdivrem64(i64 %a, i64 %b) {
; GFX9-LABEL: sdivrem64: ; GFX9-LABEL: sdivrem64:
; GFX9: ; %bb.0: ; GFX9: ; %bb.0:
▲ Show 20 Lines • Show All 405 Lines • Show Last 20 Lines

llvm/test/CodeGen/AMDGPU/idiv-licm.ll

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefix=GFX9 %s ; RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefix=GFX9 %s
define amdgpu_kernel void @udiv32_invariant_denom(i32 addrspace(1)* nocapture %arg, i32 %arg1) { define amdgpu_kernel void @udiv32_invariant_denom(i32 addrspace(1)* nocapture %arg, i32 %arg1) {
; GFX9-LABEL: udiv32_invariant_denom: ; GFX9-LABEL: udiv32_invariant_denom:
; GFX9: ; %bb.0: ; %bb ; GFX9: ; %bb.0: ; %bb
; GFX9-NEXT: s_load_dword s2, s[0:1], 0x2c ; GFX9-NEXT: s_load_dword s2, s[0:1], 0x2c
; GFX9-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x24 ; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_mov_b64 s[6:7], 0 ; GFX9-NEXT: s_mov_b64 s[4:5], 0
; GFX9-NEXT: s_waitcnt lgkmcnt(0) ; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: v_cvt_f32_u32_e32 v0, s2 ; GFX9-NEXT: v_cvt_f32_u32_e32 v0, s2
; GFX9-NEXT: s_sub_i32 s3, 0, s2 ; GFX9-NEXT: s_sub_i32 s3, 0, s2
; GFX9-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GFX9-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0 ; GFX9-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; GFX9-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GFX9-NEXT: v_cvt_u32_f32_e32 v0, v0
; GFX9-NEXT: v_mul_lo_u32 v1, v0, s2 ; GFX9-NEXT: v_mul_lo_u32 v1, s3, v0
; GFX9-NEXT: v_mul_hi_u32 v2, v0, s2 ; GFX9-NEXT: v_mul_hi_u32 v1, v0, v1
; GFX9-NEXT: v_sub_u32_e32 v3, 0, v1 ; GFX9-NEXT: v_add_u32_e32 v0, v0, v1
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
; GFX9-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
; GFX9-NEXT: v_mul_hi_u32 v1, v1, v0
; GFX9-NEXT: v_add_u32_e32 v2, v0, v1
; GFX9-NEXT: v_sub_u32_e32 v0, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GFX9-NEXT: BB0_1: ; %bb3 ; GFX9-NEXT: BB0_1: ; %bb3
; GFX9-NEXT: ; =>This Inner Loop Header: Depth=1 ; GFX9-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT: v_mul_lo_u32 v3, v0, s7 ; GFX9-NEXT: v_mul_lo_u32 v3, s5, v0
; GFX9-NEXT: v_mul_hi_u32 v4, v0, s6 ; GFX9-NEXT: v_mul_hi_u32 v4, s4, v0
; GFX9-NEXT: v_mov_b32_e32 v1, s4 ; GFX9-NEXT: v_mov_b32_e32 v2, s1
; GFX9-NEXT: v_mov_b32_e32 v2, s5 ; GFX9-NEXT: v_mov_b32_e32 v1, s0
; GFX9-NEXT: v_add_u32_e32 v3, v4, v3 ; GFX9-NEXT: v_add_u32_e32 v3, v4, v3
; GFX9-NEXT: v_mul_lo_u32 v4, s3, v3 ; GFX9-NEXT: v_mul_lo_u32 v4, s3, v3
; GFX9-NEXT: v_mul_lo_u32 v5, v3, s2 ; GFX9-NEXT: v_not_b32_e32 v6, v3
; GFX9-NEXT: v_add_u32_e32 v6, 1, v3 ; GFX9-NEXT: v_mul_lo_u32 v6, s2, v6
; GFX9-NEXT: v_add_u32_e32 v7, -1, v3 ; GFX9-NEXT: v_add_u32_e32 v5, 1, v3
; GFX9-NEXT: v_add_u32_e32 v4, s6, v4 ; GFX9-NEXT: v_add_u32_e32 v4, s4, v4
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, s6, v5 ; GFX9-NEXT: v_cmp_le_u32_e32 vcc, s2, v4
; GFX9-NEXT: v_cmp_le_u32_e64 s[0:1], s2, v4 ; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GFX9-NEXT: s_and_b64 s[0:1], s[0:1], vcc ; GFX9-NEXT: v_add_u32_e32 v5, s4, v6
; GFX9-NEXT: s_add_u32 s6, s6, 1 ; GFX9-NEXT: s_add_u32 s4, s4, 1
; GFX9-NEXT: s_addc_u32 s7, s7, 0
; GFX9-NEXT: s_add_u32 s4, s4, 4
; GFX9-NEXT: v_cndmask_b32_e64 v3, v3, v6, s[0:1]
; GFX9-NEXT: s_addc_u32 s5, s5, 0 ; GFX9-NEXT: s_addc_u32 s5, s5, 0
; GFX9-NEXT: v_cndmask_b32_e32 v3, v7, v3, vcc ; GFX9-NEXT: v_cndmask_b32_e32 v4, v4, v5, vcc
; GFX9-NEXT: s_cmpk_eq_i32 s6, 0x400 ; GFX9-NEXT: s_add_u32 s0, s0, 4
; GFX9-NEXT: s_addc_u32 s1, s1, 0
; GFX9-NEXT: v_add_u32_e32 v5, 1, v3
; GFX9-NEXT: v_cmp_le_u32_e32 vcc, s2, v4
; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GFX9-NEXT: s_cmpk_eq_i32 s4, 0x400
; GFX9-NEXT: global_store_dword v[1:2], v3, off ; GFX9-NEXT: global_store_dword v[1:2], v3, off
; GFX9-NEXT: s_cbranch_scc0 BB0_1 ; GFX9-NEXT: s_cbranch_scc0 BB0_1
; GFX9-NEXT: ; %bb.2: ; %bb2 ; GFX9-NEXT: ; %bb.2: ; %bb2
; GFX9-NEXT: s_endpgm ; GFX9-NEXT: s_endpgm
bb: bb:
br label %bb3 br label %bb3
bb2: ; preds = %bb3 bb2: ; preds = %bb3
Show All 9 Linesbb3: ; preds = %bb3, %bb
%tmp8 = icmp eq i32 %tmp7, 1024 %tmp8 = icmp eq i32 %tmp7, 1024
br i1 %tmp8, label %bb2, label %bb3 br i1 %tmp8, label %bb2, label %bb3
} }
define amdgpu_kernel void @urem32_invariant_denom(i32 addrspace(1)* nocapture %arg, i32 %arg1) { define amdgpu_kernel void @urem32_invariant_denom(i32 addrspace(1)* nocapture %arg, i32 %arg1) {
; GFX9-LABEL: urem32_invariant_denom: ; GFX9-LABEL: urem32_invariant_denom:
; GFX9: ; %bb.0: ; %bb ; GFX9: ; %bb.0: ; %bb
; GFX9-NEXT: s_load_dword s2, s[0:1], 0x2c ; GFX9-NEXT: s_load_dword s2, s[0:1], 0x2c
; GFX9-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x24 ; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_mov_b64 s[6:7], 0 ; GFX9-NEXT: s_mov_b64 s[4:5], 0
; GFX9-NEXT: s_waitcnt lgkmcnt(0) ; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: v_cvt_f32_u32_e32 v0, s2 ; GFX9-NEXT: v_cvt_f32_u32_e32 v0, s2
; GFX9-NEXT: s_sub_i32 s3, 0, s2 ; GFX9-NEXT: s_sub_i32 s3, 0, s2
; GFX9-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GFX9-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0 ; GFX9-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; GFX9-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GFX9-NEXT: v_cvt_u32_f32_e32 v0, v0
; GFX9-NEXT: v_mul_lo_u32 v1, v0, s2 ; GFX9-NEXT: v_mul_lo_u32 v1, s3, v0
; GFX9-NEXT: v_mul_hi_u32 v2, v0, s2 ; GFX9-NEXT: v_mul_hi_u32 v1, v0, v1
; GFX9-NEXT: v_sub_u32_e32 v3, 0, v1 ; GFX9-NEXT: v_add_u32_e32 v0, v0, v1
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
; GFX9-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
; GFX9-NEXT: v_mul_hi_u32 v1, v1, v0
; GFX9-NEXT: v_add_u32_e32 v2, v0, v1
; GFX9-NEXT: v_sub_u32_e32 v0, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GFX9-NEXT: BB1_1: ; %bb3 ; GFX9-NEXT: BB1_1: ; %bb3
; GFX9-NEXT: ; =>This Inner Loop Header: Depth=1 ; GFX9-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT: v_mul_lo_u32 v3, v0, s7 ; GFX9-NEXT: v_mul_lo_u32 v3, s5, v0
; GFX9-NEXT: v_mul_hi_u32 v4, v0, s6 ; GFX9-NEXT: v_mul_hi_u32 v4, s4, v0
; GFX9-NEXT: v_mov_b32_e32 v1, s4 ; GFX9-NEXT: v_mov_b32_e32 v2, s1
; GFX9-NEXT: v_mov_b32_e32 v2, s5 ; GFX9-NEXT: v_mov_b32_e32 v1, s0
; GFX9-NEXT: v_add_u32_e32 v3, v4, v3 ; GFX9-NEXT: v_add_u32_e32 v3, v4, v3
; GFX9-NEXT: v_mul_lo_u32 v5, s3, v3 ; GFX9-NEXT: v_mul_lo_u32 v4, s3, v3
; GFX9-NEXT: v_mul_lo_u32 v4, v3, s2 ; GFX9-NEXT: v_not_b32_e32 v3, v3
; GFX9-NEXT: v_not_b32_e32 v6, v3
; GFX9-NEXT: v_sub_u32_e32 v3, 1, v3
; GFX9-NEXT: v_mul_lo_u32 v3, s2, v3 ; GFX9-NEXT: v_mul_lo_u32 v3, s2, v3
; GFX9-NEXT: v_mul_lo_u32 v6, s2, v6 ; GFX9-NEXT: v_add_u32_e32 v4, s4, v4
; GFX9-NEXT: v_add_u32_e32 v5, s6, v5 ; GFX9-NEXT: v_cmp_le_u32_e32 vcc, s2, v4
; GFX9-NEXT: v_cmp_ge_u32_e64 s[0:1], s6, v4 ; GFX9-NEXT: v_add_u32_e32 v3, s4, v3
; GFX9-NEXT: v_cmp_le_u32_e32 vcc, s2, v5 ; GFX9-NEXT: s_add_u32 s4, s4, 1
; GFX9-NEXT: s_and_b64 vcc, vcc, s[0:1]
; GFX9-NEXT: v_add_u32_e32 v4, s6, v6
; GFX9-NEXT: v_add_u32_e32 v3, s6, v3
; GFX9-NEXT: s_add_u32 s6, s6, 1
; GFX9-NEXT: s_addc_u32 s7, s7, 0
; GFX9-NEXT: s_add_u32 s4, s4, 4
; GFX9-NEXT: s_addc_u32 s5, s5, 0 ; GFX9-NEXT: s_addc_u32 s5, s5, 0
; GFX9-NEXT: v_cndmask_b32_e32 v4, v5, v4, vcc ; GFX9-NEXT: v_cndmask_b32_e32 v3, v4, v3, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v3, v3, v4, s[0:1] ; GFX9-NEXT: s_add_u32 s0, s0, 4
; GFX9-NEXT: s_cmpk_eq_i32 s6, 0x400 ; GFX9-NEXT: s_addc_u32 s1, s1, 0
; GFX9-NEXT: v_subrev_u32_e32 v4, s2, v3
; GFX9-NEXT: v_cmp_le_u32_e32 vcc, s2, v3
; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GFX9-NEXT: s_cmpk_eq_i32 s4, 0x400
; GFX9-NEXT: global_store_dword v[1:2], v3, off ; GFX9-NEXT: global_store_dword v[1:2], v3, off
; GFX9-NEXT: s_cbranch_scc0 BB1_1 ; GFX9-NEXT: s_cbranch_scc0 BB1_1
; GFX9-NEXT: ; %bb.2: ; %bb2 ; GFX9-NEXT: ; %bb.2: ; %bb2
; GFX9-NEXT: s_endpgm ; GFX9-NEXT: s_endpgm
bb: bb:
br label %bb3 br label %bb3
bb2: ; preds = %bb3 bb2: ; preds = %bb3
Show All 9 Linesbb3: ; preds = %bb3, %bb
%tmp8 = icmp eq i32 %tmp7, 1024 %tmp8 = icmp eq i32 %tmp7, 1024
br i1 %tmp8, label %bb2, label %bb3 br i1 %tmp8, label %bb2, label %bb3
} }
define amdgpu_kernel void @sdiv32_invariant_denom(i32 addrspace(1)* nocapture %arg, i32 %arg1) { define amdgpu_kernel void @sdiv32_invariant_denom(i32 addrspace(1)* nocapture %arg, i32 %arg1) {
; GFX9-LABEL: sdiv32_invariant_denom: ; GFX9-LABEL: sdiv32_invariant_denom:
; GFX9: ; %bb.0: ; %bb ; GFX9: ; %bb.0: ; %bb
; GFX9-NEXT: s_load_dword s3, s[0:1], 0x2c ; GFX9-NEXT: s_load_dword s3, s[0:1], 0x2c
; GFX9-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x24 ; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_mov_b32 s6, 0
; GFX9-NEXT: s_waitcnt lgkmcnt(0) ; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: s_ashr_i32 s2, s3, 31 ; GFX9-NEXT: s_ashr_i32 s2, s3, 31
; GFX9-NEXT: s_add_i32 s3, s3, s2 ; GFX9-NEXT: s_add_i32 s3, s3, s2
; GFX9-NEXT: s_xor_b32 s3, s3, s2 ; GFX9-NEXT: s_xor_b32 s3, s3, s2
; GFX9-NEXT: v_cvt_f32_u32_e32 v0, s3 ; GFX9-NEXT: v_cvt_f32_u32_e32 v0, s3
; GFX9-NEXT: s_sub_i32 s4, 0, s3
; GFX9-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GFX9-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0 ; GFX9-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; GFX9-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GFX9-NEXT: v_cvt_u32_f32_e32 v0, v0
; GFX9-NEXT: v_mul_lo_u32 v1, v0, s3 ; GFX9-NEXT: v_mul_lo_u32 v1, s4, v0
; GFX9-NEXT: v_mul_hi_u32 v2, v0, s3 ; GFX9-NEXT: s_mov_b32 s4, 0
; GFX9-NEXT: v_sub_u32_e32 v3, 0, v1 ; GFX9-NEXT: v_mul_hi_u32 v1, v0, v1
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2 ; GFX9-NEXT: v_add_u32_e32 v0, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
; GFX9-NEXT: v_mul_hi_u32 v1, v1, v0
; GFX9-NEXT: v_add_u32_e32 v2, v0, v1
; GFX9-NEXT: v_sub_u32_e32 v0, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GFX9-NEXT: BB2_1: ; %bb3 ; GFX9-NEXT: BB2_1: ; %bb3
; GFX9-NEXT: ; =>This Inner Loop Header: Depth=1 ; GFX9-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT: v_mul_hi_u32 v3, v0, s6 ; GFX9-NEXT: v_mul_hi_u32 v3, s4, v0
; GFX9-NEXT: v_mov_b32_e32 v1, s4 ; GFX9-NEXT: v_mov_b32_e32 v2, s1
; GFX9-NEXT: v_mov_b32_e32 v2, s5 ; GFX9-NEXT: v_mov_b32_e32 v1, s0
; GFX9-NEXT: v_mul_lo_u32 v4, v3, s3 ; GFX9-NEXT: v_mul_lo_u32 v4, v3, s3
; GFX9-NEXT: v_add_u32_e32 v5, 1, v3 ; GFX9-NEXT: v_add_u32_e32 v5, 1, v3
; GFX9-NEXT: v_add_u32_e32 v6, -1, v3 ; GFX9-NEXT: v_sub_u32_e32 v4, s4, v4
; GFX9-NEXT: v_sub_u32_e32 v7, s6, v4 ; GFX9-NEXT: v_cmp_le_u32_e32 vcc, s3, v4
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, s6, v4 ; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GFX9-NEXT: v_cmp_le_u32_e64 s[0:1], s3, v7 ; GFX9-NEXT: v_subrev_u32_e32 v5, s3, v4
; GFX9-NEXT: s_and_b64 s[0:1], s[0:1], vcc ; GFX9-NEXT: v_cndmask_b32_e32 v4, v4, v5, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[0:1] ; GFX9-NEXT: s_add_i32 s4, s4, 1
; GFX9-NEXT: s_add_i32 s6, s6, 1 ; GFX9-NEXT: v_add_u32_e32 v5, 1, v3
; GFX9-NEXT: v_cndmask_b32_e32 v3, v6, v3, vcc ; GFX9-NEXT: v_cmp_le_u32_e32 vcc, s3, v4
; GFX9-NEXT: s_add_u32 s4, s4, 4 ; GFX9-NEXT: s_add_u32 s0, s0, 4
; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GFX9-NEXT: s_addc_u32 s1, s1, 0
; GFX9-NEXT: v_xor_b32_e32 v3, s2, v3 ; GFX9-NEXT: v_xor_b32_e32 v3, s2, v3
; GFX9-NEXT: s_addc_u32 s5, s5, 0 ; GFX9-NEXT: s_cmpk_eq_i32 s4, 0x400
; GFX9-NEXT: v_subrev_u32_e32 v3, s2, v3 ; GFX9-NEXT: v_subrev_u32_e32 v3, s2, v3
; GFX9-NEXT: s_cmpk_eq_i32 s6, 0x400
; GFX9-NEXT: global_store_dword v[1:2], v3, off ; GFX9-NEXT: global_store_dword v[1:2], v3, off
; GFX9-NEXT: s_cbranch_scc0 BB2_1 ; GFX9-NEXT: s_cbranch_scc0 BB2_1
; GFX9-NEXT: ; %bb.2: ; %bb2 ; GFX9-NEXT: ; %bb.2: ; %bb2
; GFX9-NEXT: s_endpgm ; GFX9-NEXT: s_endpgm
bb: bb:
br label %bb3 br label %bb3
bb2: ; preds = %bb3 bb2: ; preds = %bb3
Show All 9 Linesbb3: ; preds = %bb3, %bb
%tmp8 = icmp eq i32 %tmp7, 1024 %tmp8 = icmp eq i32 %tmp7, 1024
br i1 %tmp8, label %bb2, label %bb3 br i1 %tmp8, label %bb2, label %bb3
} }
define amdgpu_kernel void @srem32_invariant_denom(i32 addrspace(1)* nocapture %arg, i32 %arg1) { define amdgpu_kernel void @srem32_invariant_denom(i32 addrspace(1)* nocapture %arg, i32 %arg1) {
; GFX9-LABEL: srem32_invariant_denom: ; GFX9-LABEL: srem32_invariant_denom:
; GFX9: ; %bb.0: ; %bb ; GFX9: ; %bb.0: ; %bb
; GFX9-NEXT: s_load_dword s2, s[0:1], 0x2c ; GFX9-NEXT: s_load_dword s2, s[0:1], 0x2c
; GFX9-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x24 ; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt lgkmcnt(0) ; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: s_ashr_i32 s3, s2, 31 ; GFX9-NEXT: s_ashr_i32 s3, s2, 31
; GFX9-NEXT: s_add_i32 s2, s2, s3 ; GFX9-NEXT: s_add_i32 s2, s2, s3
; GFX9-NEXT: s_xor_b32 s2, s2, s3 ; GFX9-NEXT: s_xor_b32 s2, s2, s3
; GFX9-NEXT: v_cvt_f32_u32_e32 v0, s2 ; GFX9-NEXT: v_cvt_f32_u32_e32 v0, s2
; GFX9-NEXT: s_mov_b32 s3, 0 ; GFX9-NEXT: s_sub_i32 s3, 0, s2
; GFX9-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GFX9-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0 ; GFX9-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; GFX9-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GFX9-NEXT: v_cvt_u32_f32_e32 v0, v0
; GFX9-NEXT: v_mul_lo_u32 v1, v0, s2 ; GFX9-NEXT: v_mul_lo_u32 v1, s3, v0
; GFX9-NEXT: v_mul_hi_u32 v2, v0, s2 ; GFX9-NEXT: s_mov_b32 s3, 0
; GFX9-NEXT: v_sub_u32_e32 v3, 0, v1 ; GFX9-NEXT: v_mul_hi_u32 v1, v0, v1
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2 ; GFX9-NEXT: v_add_u32_e32 v0, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
; GFX9-NEXT: v_mul_hi_u32 v1, v1, v0
; GFX9-NEXT: v_add_u32_e32 v2, v0, v1
; GFX9-NEXT: v_sub_u32_e32 v0, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; GFX9-NEXT: BB3_1: ; %bb3 ; GFX9-NEXT: BB3_1: ; %bb3
; GFX9-NEXT: ; =>This Inner Loop Header: Depth=1 ; GFX9-NEXT: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT: v_mul_hi_u32 v3, v0, s3 ; GFX9-NEXT: v_mul_hi_u32 v3, s3, v0
; GFX9-NEXT: v_mov_b32_e32 v1, s4 ; GFX9-NEXT: v_mov_b32_e32 v2, s1
; GFX9-NEXT: v_mov_b32_e32 v2, s5 ; GFX9-NEXT: v_mov_b32_e32 v1, s0
; GFX9-NEXT: v_mul_lo_u32 v3, v3, s2 ; GFX9-NEXT: v_mul_lo_u32 v3, v3, s2
; GFX9-NEXT: v_sub_u32_e32 v4, s3, v3 ; GFX9-NEXT: v_sub_u32_e32 v3, s3, v3
; GFX9-NEXT: v_cmp_ge_u32_e64 s[0:1], s3, v3
; GFX9-NEXT: v_cmp_le_u32_e32 vcc, s2, v4
; GFX9-NEXT: s_add_i32 s3, s3, 1 ; GFX9-NEXT: s_add_i32 s3, s3, 1
; GFX9-NEXT: s_and_b64 vcc, vcc, s[0:1] ; GFX9-NEXT: v_subrev_u32_e32 v4, s2, v3
; GFX9-NEXT: v_subrev_u32_e32 v3, s2, v4 ; GFX9-NEXT: v_cmp_le_u32_e32 vcc, s2, v3
; GFX9-NEXT: s_add_u32 s4, s4, 4 ; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GFX9-NEXT: s_addc_u32 s5, s5, 0 ; GFX9-NEXT: s_add_u32 s0, s0, 4
; GFX9-NEXT: v_add_u32_e32 v5, s2, v4 ; GFX9-NEXT: s_addc_u32 s1, s1, 0
; GFX9-NEXT: v_cndmask_b32_e32 v3, v4, v3, vcc ; GFX9-NEXT: v_subrev_u32_e32 v4, s2, v3
; GFX9-NEXT: v_cndmask_b32_e64 v3, v5, v3, s[0:1] ; GFX9-NEXT: v_cmp_le_u32_e32 vcc, s2, v3
; GFX9-NEXT: s_cmpk_eq_i32 s3, 0x400 ; GFX9-NEXT: s_cmpk_eq_i32 s3, 0x400
; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GFX9-NEXT: global_store_dword v[1:2], v3, off ; GFX9-NEXT: global_store_dword v[1:2], v3, off
; GFX9-NEXT: s_cbranch_scc0 BB3_1 ; GFX9-NEXT: s_cbranch_scc0 BB3_1
; GFX9-NEXT: ; %bb.2: ; %bb2 ; GFX9-NEXT: ; %bb.2: ; %bb2
; GFX9-NEXT: s_endpgm ; GFX9-NEXT: s_endpgm
bb: bb:
br label %bb3 br label %bb3
bb2: ; preds = %bb3 bb2: ; preds = %bb3
▲ Show 20 Lines • Show All 228 Lines • Show Last 20 Lines

llvm/test/CodeGen/AMDGPU/sdiv.ll

Show All 10 Lines
; opcodes generated by the sdiv lowering was being legalized and optimized to: ; opcodes generated by the sdiv lowering was being legalized and optimized to:
; selectcc Remainder -1, 0, -1, SETGT ; selectcc Remainder -1, 0, -1, SETGT
; This was fixed by adding an additional pattern in R600Instructions.td to ; This was fixed by adding an additional pattern in R600Instructions.td to
; match this pattern with a CNDGE_INT. ; match this pattern with a CNDGE_INT.
define amdgpu_kernel void @sdiv_i32(i32 addrspace(1)* %out, i32 addrspace(1)* %in) { define amdgpu_kernel void @sdiv_i32(i32 addrspace(1)* %out, i32 addrspace(1)* %in) {
; GCN-LABEL: sdiv_i32: ; GCN-LABEL: sdiv_i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_mov_b32 s2, s6 ; GCN-NEXT: s_mov_b32 s10, s6
; GCN-NEXT: s_mov_b32 s3, s7 ; GCN-NEXT: s_mov_b32 s11, s7
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_mov_b32 s0, s10 ; GCN-NEXT: s_mov_b32 s8, s2
; GCN-NEXT: s_mov_b32 s1, s11 ; GCN-NEXT: s_mov_b32 s9, s3
; GCN-NEXT: buffer_load_dwordx2 v[0:1], off, s[0:3], 0 ; GCN-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0
; GCN-NEXT: s_mov_b32 s4, s8 ; GCN-NEXT: s_mov_b32 s4, s0
; GCN-NEXT: s_mov_b32 s5, s9 ; GCN-NEXT: s_mov_b32 s5, s1
; GCN-NEXT: s_waitcnt vmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0)
; GCN-NEXT: v_ashrrev_i32_e32 v2, 31, v1 ; GCN-NEXT: v_ashrrev_i32_e32 v2, 31, v1
; GCN-NEXT: v_add_i32_e32 v1, vcc, v2, v1 ; GCN-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; GCN-NEXT: v_xor_b32_e32 v1, v1, v2 ; GCN-NEXT: v_xor_b32_e32 v1, v1, v2
; GCN-NEXT: v_cvt_f32_u32_e32 v3, v1 ; GCN-NEXT: v_cvt_f32_u32_e32 v3, v1
; GCN-NEXT: v_ashrrev_i32_e32 v6, 31, v0 ; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v1
; GCN-NEXT: v_add_i32_e32 v0, vcc, v6, v0 ; GCN-NEXT: v_ashrrev_i32_e32 v5, 31, v0
; GCN-NEXT: v_xor_b32_e32 v0, v0, v6 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v5, v0
; GCN-NEXT: v_rcp_iflag_f32_e32 v3, v3 ; GCN-NEXT: v_rcp_iflag_f32_e32 v3, v3
; GCN-NEXT: v_xor_b32_e32 v2, v6, v2 ; GCN-NEXT: v_xor_b32_e32 v0, v0, v5
; GCN-NEXT: v_mul_f32_e32 v3, 0x4f800000, v3 ; GCN-NEXT: v_xor_b32_e32 v2, v5, v2
; GCN-NEXT: v_mul_f32_e32 v3, 0x4f7ffffe, v3
; GCN-NEXT: v_cvt_u32_f32_e32 v3, v3 ; GCN-NEXT: v_cvt_u32_f32_e32 v3, v3
; GCN-NEXT: v_mul_lo_u32 v4, v3, v1 ; GCN-NEXT: v_mul_lo_u32 v4, v4, v3
; GCN-NEXT: v_mul_hi_u32 v5, v3, v1 ; GCN-NEXT: v_mul_hi_u32 v4, v3, v4
; GCN-NEXT: v_sub_i32_e32 v7, vcc, 0, v4 ; GCN-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v5 ; GCN-NEXT: v_mul_hi_u32 v3, v0, v3
; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v7, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v4, v4, v3
; GCN-NEXT: v_add_i32_e32 v5, vcc, v4, v3
; GCN-NEXT: v_subrev_i32_e32 v3, vcc, v4, v3
; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v3, v3, v0
; GCN-NEXT: v_mul_lo_u32 v4, v3, v1 ; GCN-NEXT: v_mul_lo_u32 v4, v3, v1
; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v3 ; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v3
; GCN-NEXT: v_add_i32_e32 v6, vcc, -1, v3 ; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v4, v0
; GCN-NEXT: v_subrev_i32_e32 v7, vcc, v4, v0 ; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v0, v1
; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v0, v4 ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, v1, v0
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v7, v1 ; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[0:1]
; GCN-NEXT: s_and_b64 s[0:1], s[0:1], vcc ; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v4, s[0:1]
; GCN-NEXT: v_cndmask_b32_e64 v0, v3, v5, s[0:1] ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v3
; GCN-NEXT: v_cndmask_b32_e32 v0, v6, v0, vcc ; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GCN-NEXT: v_cndmask_b32_e32 v0, v3, v4, vcc
; GCN-NEXT: v_xor_b32_e32 v0, v0, v2 ; GCN-NEXT: v_xor_b32_e32 v0, v0, v2
; GCN-NEXT: v_sub_i32_e32 v0, vcc, v0, v2 ; GCN-NEXT: v_sub_i32_e32 v0, vcc, v0, v2
; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
; ;
; TONGA-LABEL: sdiv_i32: ; TONGA-LABEL: sdiv_i32:
; TONGA: ; %bb.0: ; TONGA: ; %bb.0:
; TONGA-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x24 ; TONGA-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24
; TONGA-NEXT: s_mov_b32 s7, 0xf000 ; TONGA-NEXT: s_mov_b32 s7, 0xf000
; TONGA-NEXT: s_mov_b32 s6, -1 ; TONGA-NEXT: s_mov_b32 s6, -1
; TONGA-NEXT: s_mov_b32 s2, s6 ; TONGA-NEXT: s_mov_b32 s10, s6
; TONGA-NEXT: s_mov_b32 s3, s7 ; TONGA-NEXT: s_mov_b32 s11, s7
; TONGA-NEXT: s_waitcnt lgkmcnt(0) ; TONGA-NEXT: s_waitcnt lgkmcnt(0)
; TONGA-NEXT: s_mov_b32 s0, s10 ; TONGA-NEXT: s_mov_b32 s8, s2
; TONGA-NEXT: s_mov_b32 s1, s11 ; TONGA-NEXT: s_mov_b32 s9, s3
; TONGA-NEXT: buffer_load_dwordx2 v[0:1], off, s[0:3], 0 ; TONGA-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0
; TONGA-NEXT: s_mov_b32 s4, s8 ; TONGA-NEXT: s_mov_b32 s4, s0
; TONGA-NEXT: s_mov_b32 s5, s9 ; TONGA-NEXT: s_mov_b32 s5, s1
; TONGA-NEXT: s_waitcnt vmcnt(0) ; TONGA-NEXT: s_waitcnt vmcnt(0)
; TONGA-NEXT: v_ashrrev_i32_e32 v2, 31, v1 ; TONGA-NEXT: v_ashrrev_i32_e32 v2, 31, v1
; TONGA-NEXT: v_add_u32_e32 v1, vcc, v2, v1 ; TONGA-NEXT: v_add_u32_e32 v1, vcc, v2, v1
; TONGA-NEXT: v_xor_b32_e32 v1, v1, v2 ; TONGA-NEXT: v_xor_b32_e32 v1, v1, v2
; TONGA-NEXT: v_cvt_f32_u32_e32 v3, v1 ; TONGA-NEXT: v_cvt_f32_u32_e32 v3, v1
; TONGA-NEXT: v_ashrrev_i32_e32 v6, 31, v0 ; TONGA-NEXT: v_sub_u32_e32 v4, vcc, 0, v1
; TONGA-NEXT: v_add_u32_e32 v0, vcc, v6, v0 ; TONGA-NEXT: v_ashrrev_i32_e32 v5, 31, v0
; TONGA-NEXT: v_xor_b32_e32 v0, v0, v6 ; TONGA-NEXT: v_add_u32_e32 v0, vcc, v5, v0
; TONGA-NEXT: v_rcp_iflag_f32_e32 v3, v3 ; TONGA-NEXT: v_rcp_iflag_f32_e32 v3, v3
; TONGA-NEXT: v_xor_b32_e32 v2, v6, v2 ; TONGA-NEXT: v_xor_b32_e32 v0, v0, v5
; TONGA-NEXT: v_mul_f32_e32 v3, 0x4f800000, v3 ; TONGA-NEXT: v_xor_b32_e32 v2, v5, v2
; TONGA-NEXT: v_mul_f32_e32 v3, 0x4f7ffffe, v3
; TONGA-NEXT: v_cvt_u32_f32_e32 v3, v3 ; TONGA-NEXT: v_cvt_u32_f32_e32 v3, v3
; TONGA-NEXT: v_mul_lo_u32 v4, v3, v1 ; TONGA-NEXT: v_mul_lo_u32 v4, v4, v3
; TONGA-NEXT: v_mul_hi_u32 v5, v3, v1 ; TONGA-NEXT: v_mul_hi_u32 v4, v3, v4
; TONGA-NEXT: v_sub_u32_e32 v7, vcc, 0, v4 ; TONGA-NEXT: v_add_u32_e32 v3, vcc, v4, v3
; TONGA-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v5 ; TONGA-NEXT: v_mul_hi_u32 v3, v0, v3
; TONGA-NEXT: v_cndmask_b32_e64 v4, v4, v7, s[0:1]
; TONGA-NEXT: v_mul_hi_u32 v4, v4, v3
; TONGA-NEXT: v_add_u32_e32 v5, vcc, v4, v3
; TONGA-NEXT: v_subrev_u32_e32 v3, vcc, v4, v3
; TONGA-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[0:1]
; TONGA-NEXT: v_mul_hi_u32 v3, v3, v0
; TONGA-NEXT: v_mul_lo_u32 v4, v3, v1 ; TONGA-NEXT: v_mul_lo_u32 v4, v3, v1
; TONGA-NEXT: v_add_u32_e32 v5, vcc, 1, v3 ; TONGA-NEXT: v_add_u32_e32 v5, vcc, 1, v3
; TONGA-NEXT: v_add_u32_e32 v6, vcc, -1, v3 ; TONGA-NEXT: v_subrev_u32_e32 v0, vcc, v4, v0
; TONGA-NEXT: v_subrev_u32_e32 v7, vcc, v4, v0 ; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v0, v1
; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v0, v4 ; TONGA-NEXT: v_subrev_u32_e32 v4, vcc, v1, v0
; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v7, v1 ; TONGA-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[0:1]
; TONGA-NEXT: s_and_b64 s[0:1], s[0:1], vcc ; TONGA-NEXT: v_cndmask_b32_e64 v0, v0, v4, s[0:1]
; TONGA-NEXT: v_cndmask_b32_e64 v0, v3, v5, s[0:1] ; TONGA-NEXT: v_add_u32_e32 v4, vcc, 1, v3
; TONGA-NEXT: v_cndmask_b32_e32 v0, v6, v0, vcc ; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; TONGA-NEXT: v_cndmask_b32_e32 v0, v3, v4, vcc
; TONGA-NEXT: v_xor_b32_e32 v0, v0, v2 ; TONGA-NEXT: v_xor_b32_e32 v0, v0, v2
; TONGA-NEXT: v_sub_u32_e32 v0, vcc, v0, v2 ; TONGA-NEXT: v_sub_u32_e32 v0, vcc, v0, v2
; TONGA-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; TONGA-NEXT: buffer_store_dword v0, off, s[4:7], 0
; TONGA-NEXT: s_endpgm ; TONGA-NEXT: s_endpgm
; ;
; GFX9-LABEL: sdiv_i32: ; GFX9-LABEL: sdiv_i32:
; GFX9: ; %bb.0: ; GFX9: ; %bb.0:
; GFX9-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24 ; GFX9-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x24
; GFX9-NEXT: s_mov_b32 s7, 0xf000 ; GFX9-NEXT: s_mov_b32 s3, 0xf000
; GFX9-NEXT: s_mov_b32 s6, -1 ; GFX9-NEXT: s_mov_b32 s2, -1
; GFX9-NEXT: s_mov_b32 s10, s6 ; GFX9-NEXT: s_mov_b32 s10, s2
; GFX9-NEXT: s_mov_b32 s11, s7 ; GFX9-NEXT: s_mov_b32 s11, s3
; GFX9-NEXT: s_waitcnt lgkmcnt(0) ; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: s_mov_b32 s8, s2 ; GFX9-NEXT: s_mov_b32 s8, s6
; GFX9-NEXT: s_mov_b32 s9, s3 ; GFX9-NEXT: s_mov_b32 s9, s7
; GFX9-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0 ; GFX9-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0
; GFX9-NEXT: s_mov_b32 s4, s0 ; GFX9-NEXT: s_mov_b32 s0, s4
; GFX9-NEXT: s_mov_b32 s5, s1 ; GFX9-NEXT: s_mov_b32 s1, s5
; GFX9-NEXT: s_waitcnt vmcnt(0) ; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_ashrrev_i32_e32 v2, 31, v1 ; GFX9-NEXT: v_ashrrev_i32_e32 v2, 31, v1
; GFX9-NEXT: v_add_u32_e32 v1, v1, v2 ; GFX9-NEXT: v_add_u32_e32 v1, v1, v2
; GFX9-NEXT: v_xor_b32_e32 v1, v1, v2 ; GFX9-NEXT: v_xor_b32_e32 v1, v1, v2
; GFX9-NEXT: v_cvt_f32_u32_e32 v3, v1 ; GFX9-NEXT: v_cvt_f32_u32_e32 v3, v1
; GFX9-NEXT: v_rcp_iflag_f32_e32 v3, v3 ; GFX9-NEXT: v_sub_u32_e32 v4, 0, v1
; GFX9-NEXT: v_mul_f32_e32 v3, 0x4f800000, v3
; GFX9-NEXT: v_cvt_u32_f32_e32 v3, v3
; GFX9-NEXT: v_mul_lo_u32 v4, v3, v1
; GFX9-NEXT: v_mul_hi_u32 v5, v3, v1
; GFX9-NEXT: v_sub_u32_e32 v6, 0, v4
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v5
; GFX9-NEXT: v_cndmask_b32_e32 v4, v4, v6, vcc
; GFX9-NEXT: v_mul_hi_u32 v4, v4, v3
; GFX9-NEXT: v_ashrrev_i32_e32 v5, 31, v0 ; GFX9-NEXT: v_ashrrev_i32_e32 v5, 31, v0
; GFX9-NEXT: v_add_u32_e32 v0, v0, v5 ; GFX9-NEXT: v_add_u32_e32 v0, v0, v5
; GFX9-NEXT: v_rcp_iflag_f32_e32 v3, v3
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v5 ; GFX9-NEXT: v_xor_b32_e32 v0, v0, v5
; GFX9-NEXT: v_add_u32_e32 v6, v3, v4
; GFX9-NEXT: v_sub_u32_e32 v3, v3, v4
; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v6, vcc
; GFX9-NEXT: v_mul_hi_u32 v3, v3, v0
; GFX9-NEXT: v_xor_b32_e32 v2, v5, v2 ; GFX9-NEXT: v_xor_b32_e32 v2, v5, v2
; GFX9-NEXT: v_mul_f32_e32 v3, 0x4f7ffffe, v3
; GFX9-NEXT: v_cvt_u32_f32_e32 v3, v3
; GFX9-NEXT: v_mul_lo_u32 v4, v4, v3
; GFX9-NEXT: v_mul_hi_u32 v4, v3, v4
; GFX9-NEXT: v_add_u32_e32 v3, v3, v4
; GFX9-NEXT: v_mul_hi_u32 v3, v0, v3
; GFX9-NEXT: v_mul_lo_u32 v4, v3, v1 ; GFX9-NEXT: v_mul_lo_u32 v4, v3, v1
; GFX9-NEXT: v_add_u32_e32 v5, 1, v3 ; GFX9-NEXT: v_add_u32_e32 v5, 1, v3
; GFX9-NEXT: v_add_u32_e32 v6, -1, v3 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v4
; GFX9-NEXT: v_sub_u32_e32 v7, v0, v4 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v4 ; GFX9-NEXT: v_sub_u32_e32 v4, v0, v1
; GFX9-NEXT: v_cmp_ge_u32_e64 s[0:1], v7, v1 ; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GFX9-NEXT: s_and_b64 s[0:1], s[0:1], vcc ; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v4, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v0, v3, v5, s[0:1] ; GFX9-NEXT: v_add_u32_e32 v4, 1, v3
; GFX9-NEXT: v_cndmask_b32_e32 v0, v6, v0, vcc ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v1
; GFX9-NEXT: v_cndmask_b32_e32 v0, v3, v4, vcc
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v2 ; GFX9-NEXT: v_xor_b32_e32 v0, v0, v2
; GFX9-NEXT: v_sub_u32_e32 v0, v0, v2 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v2
; GFX9-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; GFX9-NEXT: buffer_store_dword v0, off, s[0:3], 0
; GFX9-NEXT: s_endpgm ; GFX9-NEXT: s_endpgm
; ;
; EG-LABEL: sdiv_i32: ; EG-LABEL: sdiv_i32:
; EG: ; %bb.0: ; EG: ; %bb.0:
; EG-NEXT: ALU 0, @8, KC0[CB0:0-32], KC1[] ; EG-NEXT: ALU 0, @8, KC0[CB0:0-32], KC1[]
; EG-NEXT: TEX 0 @6 ; EG-NEXT: TEX 0 @6
; EG-NEXT: ALU 30, @9, KC0[CB0:0-32], KC1[] ; EG-NEXT: ALU 30, @9, KC0[CB0:0-32], KC1[]
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1 ; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1
▲ Show 20 Lines • Show All 233 Lines • ▼ Show 20 Lines; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
%result = sdiv i32 %num, 3435 %result = sdiv i32 %num, 3435
store i32 %result, i32 addrspace(1)* %out store i32 %result, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @sdiv_v2i32(<2 x i32> addrspace(1)* %out, <2 x i32> addrspace(1)* %in) { define amdgpu_kernel void @sdiv_v2i32(<2 x i32> addrspace(1)* %out, <2 x i32> addrspace(1)* %in) {
; GCN-LABEL: sdiv_v2i32: ; GCN-LABEL: sdiv_v2i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s11, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s10, -1 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_mov_b32 s4, 0x4f800000 ; GCN-NEXT: s_mov_b32 s2, s6
; GCN-NEXT: s_mov_b32 s3, s7
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_mov_b32 s8, s0 ; GCN-NEXT: s_mov_b32 s0, s10
; GCN-NEXT: s_mov_b32 s9, s1 ; GCN-NEXT: s_mov_b32 s1, s11
; GCN-NEXT: s_mov_b32 s0, s2
; GCN-NEXT: s_mov_b32 s1, s3
; GCN-NEXT: s_mov_b32 s2, s10
; GCN-NEXT: s_mov_b32 s3, s11
; GCN-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0 ; GCN-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0
; GCN-NEXT: s_mov_b32 s2, 0x4f7ffffe
; GCN-NEXT: s_mov_b32 s4, s8
; GCN-NEXT: s_mov_b32 s5, s9
; GCN-NEXT: s_waitcnt vmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0)
; GCN-NEXT: v_ashrrev_i32_e32 v5, 31, v2 ; GCN-NEXT: v_ashrrev_i32_e32 v4, 31, v2
; GCN-NEXT: v_ashrrev_i32_e32 v7, 31, v3 ; GCN-NEXT: v_add_i32_e32 v2, vcc, v4, v2
; GCN-NEXT: v_add_i32_e32 v2, vcc, v5, v2 ; GCN-NEXT: v_xor_b32_e32 v2, v2, v4
; GCN-NEXT: v_ashrrev_i32_e32 v4, 31, v0
; GCN-NEXT: v_add_i32_e32 v3, vcc, v7, v3
; GCN-NEXT: v_xor_b32_e32 v2, v2, v5
; GCN-NEXT: v_ashrrev_i32_e32 v6, 31, v1
; GCN-NEXT: v_xor_b32_e32 v8, v4, v5
; GCN-NEXT: v_cvt_f32_u32_e32 v5, v2 ; GCN-NEXT: v_cvt_f32_u32_e32 v5, v2
; GCN-NEXT: v_xor_b32_e32 v3, v3, v7 ; GCN-NEXT: v_sub_i32_e32 v6, vcc, 0, v2
; GCN-NEXT: v_xor_b32_e32 v9, v6, v7 ; GCN-NEXT: v_ashrrev_i32_e32 v7, 31, v0
; GCN-NEXT: v_cvt_f32_u32_e32 v7, v3 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v7, v0
; GCN-NEXT: v_rcp_iflag_f32_e32 v5, v5 ; GCN-NEXT: v_rcp_iflag_f32_e32 v5, v5
; GCN-NEXT: v_add_i32_e32 v0, vcc, v4, v0 ; GCN-NEXT: v_xor_b32_e32 v0, v0, v7
; GCN-NEXT: v_xor_b32_e32 v0, v0, v4 ; GCN-NEXT: v_xor_b32_e32 v4, v7, v4
; GCN-NEXT: v_rcp_iflag_f32_e32 v7, v7 ; GCN-NEXT: v_mul_f32_e32 v5, s2, v5
; GCN-NEXT: v_mul_f32_e32 v4, s4, v5
; GCN-NEXT: v_cvt_u32_f32_e32 v4, v4
; GCN-NEXT: v_add_i32_e32 v1, vcc, v6, v1
; GCN-NEXT: v_mul_f32_e32 v5, s4, v7
; GCN-NEXT: v_cvt_u32_f32_e32 v5, v5 ; GCN-NEXT: v_cvt_u32_f32_e32 v5, v5
; GCN-NEXT: v_mul_lo_u32 v6, v6, v5
; GCN-NEXT: v_mul_hi_u32 v6, v5, v6
; GCN-NEXT: v_add_i32_e32 v5, vcc, v6, v5
; GCN-NEXT: v_mul_hi_u32 v5, v0, v5
; GCN-NEXT: v_ashrrev_i32_e32 v6, 31, v3
; GCN-NEXT: v_mul_lo_u32 v8, v5, v2
; GCN-NEXT: v_add_i32_e32 v9, vcc, 1, v5
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v8, v0
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v0, v2
; GCN-NEXT: v_subrev_i32_e32 v8, vcc, v2, v0
; GCN-NEXT: v_cndmask_b32_e64 v5, v5, v9, s[0:1]
; GCN-NEXT: v_cndmask_b32_e64 v0, v0, v8, s[0:1]
; GCN-NEXT: v_add_i32_e32 v8, vcc, 1, v5
; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; GCN-NEXT: s_mov_b64 s[0:1], vcc
; GCN-NEXT: v_add_i32_e32 v0, vcc, v6, v3
; GCN-NEXT: v_xor_b32_e32 v2, v0, v6
; GCN-NEXT: v_cvt_f32_u32_e32 v0, v2
; GCN-NEXT: v_sub_i32_e32 v9, vcc, 0, v2
; GCN-NEXT: v_ashrrev_i32_e32 v3, 31, v1
; GCN-NEXT: v_add_i32_e32 v1, vcc, v3, v1
; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: v_xor_b32_e32 v1, v1, v3
; GCN-NEXT: v_xor_b32_e32 v6, v3, v6
; GCN-NEXT: v_cndmask_b32_e64 v5, v5, v8, s[0:1]
; GCN-NEXT: v_mul_f32_e32 v0, s2, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: v_mul_lo_u32 v9, v9, v0
; GCN-NEXT: v_mul_hi_u32 v7, v0, v9
; GCN-NEXT: v_add_i32_e32 v0, vcc, v7, v0
; GCN-NEXT: v_mul_hi_u32 v3, v1, v0
; GCN-NEXT: v_xor_b32_e32 v0, v5, v4
; GCN-NEXT: v_sub_i32_e32 v0, vcc, v0, v4
; GCN-NEXT: v_mul_lo_u32 v4, v3, v2
; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v3
; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v4, v1
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v1, v2
; GCN-NEXT: v_subrev_i32_e32 v4, vcc, v2, v1
; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[0:1]
; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v4, s[0:1]
; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v3
; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v1, v2
; GCN-NEXT: v_cndmask_b32_e32 v1, v3, v4, vcc
; GCN-NEXT: v_xor_b32_e32 v1, v1, v6 ; GCN-NEXT: v_xor_b32_e32 v1, v1, v6
; GCN-NEXT: v_mul_hi_u32 v6, v4, v2 ; GCN-NEXT: v_sub_i32_e32 v1, vcc, v1, v6
; GCN-NEXT: v_mul_lo_u32 v7, v4, v2 ; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
; GCN-NEXT: v_mul_hi_u32 v10, v5, v3
; GCN-NEXT: v_mul_lo_u32 v11, v5, v3
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v6
; GCN-NEXT: v_sub_i32_e32 v12, vcc, 0, v7
; GCN-NEXT: v_cndmask_b32_e64 v6, v7, v12, s[0:1]
; GCN-NEXT: v_sub_i32_e32 v13, vcc, 0, v11
; GCN-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v10
; GCN-NEXT: v_cndmask_b32_e64 v7, v11, v13, s[2:3]
; GCN-NEXT: v_mul_hi_u32 v6, v6, v4
; GCN-NEXT: v_mul_hi_u32 v7, v7, v5
; GCN-NEXT: v_add_i32_e32 v10, vcc, v6, v4
; GCN-NEXT: v_subrev_i32_e32 v4, vcc, v6, v4
; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v10, s[0:1]
; GCN-NEXT: v_add_i32_e32 v6, vcc, v7, v5
; GCN-NEXT: v_subrev_i32_e32 v5, vcc, v7, v5
; GCN-NEXT: v_mul_hi_u32 v4, v4, v0
; GCN-NEXT: v_cndmask_b32_e64 v5, v5, v6, s[2:3]
; GCN-NEXT: v_mul_hi_u32 v5, v5, v1
; GCN-NEXT: v_mul_lo_u32 v6, v4, v2
; GCN-NEXT: v_add_i32_e32 v7, vcc, 1, v4
; GCN-NEXT: v_mul_lo_u32 v11, v5, v3
; GCN-NEXT: v_add_i32_e32 v10, vcc, -1, v4
; GCN-NEXT: v_subrev_i32_e32 v14, vcc, v6, v0
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v0, v6
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], v14, v2
; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v11, v1
; GCN-NEXT: v_add_i32_e32 v12, vcc, 1, v5
; GCN-NEXT: v_add_i32_e32 v13, vcc, -1, v5
; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v1, v11
; GCN-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v3
; GCN-NEXT: s_and_b64 s[2:3], s[2:3], s[0:1]
; GCN-NEXT: v_cndmask_b32_e64 v0, v4, v7, s[2:3]
; GCN-NEXT: s_and_b64 s[2:3], s[4:5], vcc
; GCN-NEXT: v_cndmask_b32_e64 v1, v5, v12, s[2:3]
; GCN-NEXT: v_cndmask_b32_e64 v0, v10, v0, s[0:1]
; GCN-NEXT: v_cndmask_b32_e32 v1, v13, v1, vcc
; GCN-NEXT: v_xor_b32_e32 v0, v0, v8
; GCN-NEXT: v_xor_b32_e32 v1, v1, v9
; GCN-NEXT: v_sub_i32_e32 v0, vcc, v0, v8
; GCN-NEXT: v_sub_i32_e32 v1, vcc, v1, v9
; GCN-NEXT: buffer_store_dwordx2 v[0:1], off, s[8:11], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
; ;
; TONGA-LABEL: sdiv_v2i32: ; TONGA-LABEL: sdiv_v2i32:
; TONGA: ; %bb.0: ; TONGA: ; %bb.0:
; TONGA-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24 ; TONGA-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x24
; TONGA-NEXT: s_mov_b32 s11, 0xf000 ; TONGA-NEXT: s_mov_b32 s7, 0xf000
; TONGA-NEXT: s_mov_b32 s10, -1 ; TONGA-NEXT: s_mov_b32 s6, -1
; TONGA-NEXT: s_mov_b32 s4, 0x4f800000 ; TONGA-NEXT: s_mov_b32 s2, s6
; TONGA-NEXT: s_mov_b32 s3, s7
; TONGA-NEXT: s_waitcnt lgkmcnt(0) ; TONGA-NEXT: s_waitcnt lgkmcnt(0)
; TONGA-NEXT: s_mov_b32 s8, s0 ; TONGA-NEXT: s_mov_b32 s0, s10
; TONGA-NEXT: s_mov_b32 s9, s1 ; TONGA-NEXT: s_mov_b32 s1, s11
; TONGA-NEXT: s_mov_b32 s0, s2
; TONGA-NEXT: s_mov_b32 s1, s3
; TONGA-NEXT: s_mov_b32 s2, s10
; TONGA-NEXT: s_mov_b32 s3, s11
; TONGA-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0 ; TONGA-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0
; TONGA-NEXT: s_mov_b32 s2, 0x4f7ffffe
; TONGA-NEXT: s_mov_b32 s4, s8
; TONGA-NEXT: s_mov_b32 s5, s9
; TONGA-NEXT: s_waitcnt vmcnt(0) ; TONGA-NEXT: s_waitcnt vmcnt(0)
; TONGA-NEXT: v_ashrrev_i32_e32 v5, 31, v2 ; TONGA-NEXT: v_ashrrev_i32_e32 v4, 31, v2
; TONGA-NEXT: v_ashrrev_i32_e32 v7, 31, v3 ; TONGA-NEXT: v_add_u32_e32 v2, vcc, v4, v2
; TONGA-NEXT: v_add_u32_e32 v2, vcc, v5, v2 ; TONGA-NEXT: v_xor_b32_e32 v2, v2, v4
; TONGA-NEXT: v_ashrrev_i32_e32 v4, 31, v0
; TONGA-NEXT: v_add_u32_e32 v3, vcc, v7, v3
; TONGA-NEXT: v_xor_b32_e32 v2, v2, v5
; TONGA-NEXT: v_ashrrev_i32_e32 v6, 31, v1
; TONGA-NEXT: v_xor_b32_e32 v8, v4, v5
; TONGA-NEXT: v_cvt_f32_u32_e32 v5, v2 ; TONGA-NEXT: v_cvt_f32_u32_e32 v5, v2
; TONGA-NEXT: v_xor_b32_e32 v3, v3, v7 ; TONGA-NEXT: v_sub_u32_e32 v6, vcc, 0, v2
; TONGA-NEXT: v_xor_b32_e32 v9, v6, v7 ; TONGA-NEXT: v_ashrrev_i32_e32 v7, 31, v0
; TONGA-NEXT: v_cvt_f32_u32_e32 v7, v3 ; TONGA-NEXT: v_add_u32_e32 v0, vcc, v7, v0
; TONGA-NEXT: v_rcp_iflag_f32_e32 v5, v5 ; TONGA-NEXT: v_rcp_iflag_f32_e32 v5, v5
; TONGA-NEXT: v_add_u32_e32 v0, vcc, v4, v0 ; TONGA-NEXT: v_xor_b32_e32 v0, v0, v7
; TONGA-NEXT: v_xor_b32_e32 v0, v0, v4 ; TONGA-NEXT: v_xor_b32_e32 v4, v7, v4
; TONGA-NEXT: v_rcp_iflag_f32_e32 v7, v7 ; TONGA-NEXT: v_mul_f32_e32 v5, s2, v5
; TONGA-NEXT: v_mul_f32_e32 v4, s4, v5
; TONGA-NEXT: v_cvt_u32_f32_e32 v4, v4
; TONGA-NEXT: v_add_u32_e32 v1, vcc, v6, v1
; TONGA-NEXT: v_mul_f32_e32 v5, s4, v7
; TONGA-NEXT: v_cvt_u32_f32_e32 v5, v5 ; TONGA-NEXT: v_cvt_u32_f32_e32 v5, v5
; TONGA-NEXT: v_mul_lo_u32 v6, v6, v5
; TONGA-NEXT: v_mul_hi_u32 v6, v5, v6
; TONGA-NEXT: v_add_u32_e32 v5, vcc, v6, v5
; TONGA-NEXT: v_mul_hi_u32 v5, v0, v5
; TONGA-NEXT: v_ashrrev_i32_e32 v6, 31, v3
; TONGA-NEXT: v_mul_lo_u32 v8, v5, v2
; TONGA-NEXT: v_add_u32_e32 v9, vcc, 1, v5
; TONGA-NEXT: v_subrev_u32_e32 v0, vcc, v8, v0
; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v0, v2
; TONGA-NEXT: v_subrev_u32_e32 v8, vcc, v2, v0
; TONGA-NEXT: v_cndmask_b32_e64 v5, v5, v9, s[0:1]
; TONGA-NEXT: v_cndmask_b32_e64 v0, v0, v8, s[0:1]
; TONGA-NEXT: v_add_u32_e32 v8, vcc, 1, v5
; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; TONGA-NEXT: s_mov_b64 s[0:1], vcc
; TONGA-NEXT: v_add_u32_e32 v0, vcc, v6, v3
; TONGA-NEXT: v_xor_b32_e32 v2, v0, v6
; TONGA-NEXT: v_cvt_f32_u32_e32 v0, v2
; TONGA-NEXT: v_sub_u32_e32 v9, vcc, 0, v2
; TONGA-NEXT: v_ashrrev_i32_e32 v3, 31, v1
; TONGA-NEXT: v_add_u32_e32 v1, vcc, v3, v1
; TONGA-NEXT: v_rcp_iflag_f32_e32 v0, v0
; TONGA-NEXT: v_xor_b32_e32 v1, v1, v3
; TONGA-NEXT: v_xor_b32_e32 v6, v3, v6
; TONGA-NEXT: v_cndmask_b32_e64 v5, v5, v8, s[0:1]
; TONGA-NEXT: v_mul_f32_e32 v0, s2, v0
; TONGA-NEXT: v_cvt_u32_f32_e32 v0, v0
; TONGA-NEXT: v_mul_lo_u32 v9, v9, v0
; TONGA-NEXT: v_mul_hi_u32 v7, v0, v9
; TONGA-NEXT: v_add_u32_e32 v0, vcc, v7, v0
; TONGA-NEXT: v_mul_hi_u32 v3, v1, v0
; TONGA-NEXT: v_xor_b32_e32 v0, v5, v4
; TONGA-NEXT: v_sub_u32_e32 v0, vcc, v0, v4
; TONGA-NEXT: v_mul_lo_u32 v4, v3, v2
; TONGA-NEXT: v_add_u32_e32 v5, vcc, 1, v3
; TONGA-NEXT: v_subrev_u32_e32 v1, vcc, v4, v1
; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v1, v2
; TONGA-NEXT: v_subrev_u32_e32 v4, vcc, v2, v1
; TONGA-NEXT: v_cndmask_b32_e64 v3, v3, v5, s[0:1]
; TONGA-NEXT: v_cndmask_b32_e64 v1, v1, v4, s[0:1]
; TONGA-NEXT: v_add_u32_e32 v4, vcc, 1, v3
; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v1, v2
; TONGA-NEXT: v_cndmask_b32_e32 v1, v3, v4, vcc
; TONGA-NEXT: v_xor_b32_e32 v1, v1, v6 ; TONGA-NEXT: v_xor_b32_e32 v1, v1, v6
; TONGA-NEXT: v_mul_hi_u32 v6, v4, v2 ; TONGA-NEXT: v_sub_u32_e32 v1, vcc, v1, v6
; TONGA-NEXT: v_mul_lo_u32 v7, v4, v2 ; TONGA-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
; TONGA-NEXT: v_mul_hi_u32 v10, v5, v3
; TONGA-NEXT: v_mul_lo_u32 v11, v5, v3
; TONGA-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v6
; TONGA-NEXT: v_sub_u32_e32 v12, vcc, 0, v7
; TONGA-NEXT: v_cndmask_b32_e64 v6, v7, v12, s[0:1]
; TONGA-NEXT: v_sub_u32_e32 v13, vcc, 0, v11
; TONGA-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v10
; TONGA-NEXT: v_cndmask_b32_e64 v7, v11, v13, s[2:3]
; TONGA-NEXT: v_mul_hi_u32 v6, v6, v4
; TONGA-NEXT: v_mul_hi_u32 v7, v7, v5
; TONGA-NEXT: v_add_u32_e32 v10, vcc, v6, v4
; TONGA-NEXT: v_subrev_u32_e32 v4, vcc, v6, v4
; TONGA-NEXT: v_cndmask_b32_e64 v4, v4, v10, s[0:1]
; TONGA-NEXT: v_add_u32_e32 v6, vcc, v7, v5
; TONGA-NEXT: v_subrev_u32_e32 v5, vcc, v7, v5
; TONGA-NEXT: v_mul_hi_u32 v4, v4, v0
; TONGA-NEXT: v_cndmask_b32_e64 v5, v5, v6, s[2:3]
; TONGA-NEXT: v_mul_hi_u32 v5, v5, v1
; TONGA-NEXT: v_mul_lo_u32 v6, v4, v2
; TONGA-NEXT: v_add_u32_e32 v7, vcc, 1, v4
; TONGA-NEXT: v_mul_lo_u32 v11, v5, v3
; TONGA-NEXT: v_add_u32_e32 v10, vcc, -1, v4
; TONGA-NEXT: v_subrev_u32_e32 v14, vcc, v6, v0
; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v0, v6
; TONGA-NEXT: v_cmp_ge_u32_e64 s[2:3], v14, v2
; TONGA-NEXT: v_subrev_u32_e32 v0, vcc, v11, v1
; TONGA-NEXT: v_add_u32_e32 v12, vcc, 1, v5
; TONGA-NEXT: v_add_u32_e32 v13, vcc, -1, v5
; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v1, v11
; TONGA-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v3
; TONGA-NEXT: s_and_b64 s[2:3], s[2:3], s[0:1]
; TONGA-NEXT: v_cndmask_b32_e64 v0, v4, v7, s[2:3]
; TONGA-NEXT: s_and_b64 s[2:3], s[4:5], vcc
; TONGA-NEXT: v_cndmask_b32_e64 v1, v5, v12, s[2:3]
; TONGA-NEXT: v_cndmask_b32_e64 v0, v10, v0, s[0:1]
; TONGA-NEXT: v_cndmask_b32_e32 v1, v13, v1, vcc
; TONGA-NEXT: v_xor_b32_e32 v0, v0, v8
; TONGA-NEXT: v_xor_b32_e32 v1, v1, v9
; TONGA-NEXT: v_sub_u32_e32 v0, vcc, v0, v8
; TONGA-NEXT: v_sub_u32_e32 v1, vcc, v1, v9
; TONGA-NEXT: buffer_store_dwordx2 v[0:1], off, s[8:11], 0
; TONGA-NEXT: s_endpgm ; TONGA-NEXT: s_endpgm
; ;
; GFX9-LABEL: sdiv_v2i32: ; GFX9-LABEL: sdiv_v2i32:
; GFX9: ; %bb.0: ; GFX9: ; %bb.0:
; GFX9-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24 ; GFX9-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24
; GFX9-NEXT: s_mov_b32 s11, 0xf000 ; GFX9-NEXT: s_mov_b32 s7, 0xf000
; GFX9-NEXT: s_mov_b32 s10, -1 ; GFX9-NEXT: s_mov_b32 s6, -1
; GFX9-NEXT: s_mov_b32 s4, 0x4f800000 ; GFX9-NEXT: s_mov_b32 s10, s6
; GFX9-NEXT: s_mov_b32 s11, s7
; GFX9-NEXT: s_waitcnt lgkmcnt(0) ; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: s_mov_b32 s8, s0 ; GFX9-NEXT: s_mov_b32 s8, s2
; GFX9-NEXT: s_mov_b32 s9, s1 ; GFX9-NEXT: s_mov_b32 s9, s3
; GFX9-NEXT: s_mov_b32 s0, s2 ; GFX9-NEXT: buffer_load_dwordx4 v[0:3], off, s[8:11], 0
; GFX9-NEXT: s_mov_b32 s1, s3 ; GFX9-NEXT: s_mov_b32 s2, 0x4f7ffffe
; GFX9-NEXT: s_mov_b32 s2, s10 ; GFX9-NEXT: s_mov_b32 s4, s0
; GFX9-NEXT: s_mov_b32 s3, s11 ; GFX9-NEXT: s_mov_b32 s5, s1
; GFX9-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0
; GFX9-NEXT: s_waitcnt vmcnt(0) ; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_ashrrev_i32_e32 v5, 31, v2 ; GFX9-NEXT: v_ashrrev_i32_e32 v4, 31, v2
; GFX9-NEXT: v_ashrrev_i32_e32 v6, 31, v3 ; GFX9-NEXT: v_ashrrev_i32_e32 v5, 31, v3
; GFX9-NEXT: v_add_u32_e32 v2, v2, v5 ; GFX9-NEXT: v_add_u32_e32 v2, v2, v4
; GFX9-NEXT: v_add_u32_e32 v3, v3, v6 ; GFX9-NEXT: v_add_u32_e32 v3, v3, v5
; GFX9-NEXT: v_xor_b32_e32 v2, v2, v5 ; GFX9-NEXT: v_xor_b32_e32 v2, v2, v4
; GFX9-NEXT: v_cvt_f32_u32_e32 v7, v2 ; GFX9-NEXT: v_xor_b32_e32 v3, v3, v5
; GFX9-NEXT: v_xor_b32_e32 v3, v3, v6 ; GFX9-NEXT: v_cvt_f32_u32_e32 v6, v2
; GFX9-NEXT: v_cvt_f32_u32_e32 v8, v3 ; GFX9-NEXT: v_cvt_f32_u32_e32 v7, v3
; GFX9-NEXT: v_ashrrev_i32_e32 v4, 31, v0 ; GFX9-NEXT: v_sub_u32_e32 v10, 0, v2
; GFX9-NEXT: v_sub_u32_e32 v11, 0, v3
; GFX9-NEXT: v_rcp_iflag_f32_e32 v6, v6
; GFX9-NEXT: v_rcp_iflag_f32_e32 v7, v7 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v7, v7
; GFX9-NEXT: v_add_u32_e32 v0, v0, v4 ; GFX9-NEXT: v_ashrrev_i32_e32 v8, 31, v0
; GFX9-NEXT: v_rcp_iflag_f32_e32 v8, v8
; GFX9-NEXT: v_xor_b32_e32 v5, v4, v5
; GFX9-NEXT: v_mul_f32_e32 v7, s4, v7
; GFX9-NEXT: v_cvt_u32_f32_e32 v7, v7
; GFX9-NEXT: v_mul_f32_e32 v8, s4, v8
; GFX9-NEXT: v_cvt_u32_f32_e32 v8, v8
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v4
; GFX9-NEXT: v_mul_lo_u32 v4, v7, v2
; GFX9-NEXT: v_mul_hi_u32 v11, v7, v2
; GFX9-NEXT: v_mul_lo_u32 v10, v8, v3
; GFX9-NEXT: v_mul_hi_u32 v12, v8, v3
; GFX9-NEXT: v_sub_u32_e32 v13, 0, v4
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v11
; GFX9-NEXT: v_cndmask_b32_e32 v4, v4, v13, vcc
; GFX9-NEXT: v_sub_u32_e32 v14, 0, v10
; GFX9-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v12
; GFX9-NEXT: v_cndmask_b32_e64 v10, v10, v14, s[0:1]
; GFX9-NEXT: v_mul_hi_u32 v4, v4, v7
; GFX9-NEXT: v_mul_hi_u32 v10, v10, v8
; GFX9-NEXT: v_ashrrev_i32_e32 v9, 31, v1 ; GFX9-NEXT: v_ashrrev_i32_e32 v9, 31, v1
; GFX9-NEXT: v_mul_f32_e32 v6, s2, v6
; GFX9-NEXT: v_mul_f32_e32 v7, s2, v7
; GFX9-NEXT: v_cvt_u32_f32_e32 v6, v6
; GFX9-NEXT: v_cvt_u32_f32_e32 v7, v7
; GFX9-NEXT: v_add_u32_e32 v0, v0, v8
; GFX9-NEXT: v_add_u32_e32 v1, v1, v9 ; GFX9-NEXT: v_add_u32_e32 v1, v1, v9
; GFX9-NEXT: v_xor_b32_e32 v6, v9, v6 ; GFX9-NEXT: v_mul_lo_u32 v10, v10, v6
; GFX9-NEXT: v_mul_lo_u32 v11, v11, v7
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v8
; GFX9-NEXT: v_xor_b32_e32 v1, v1, v9 ; GFX9-NEXT: v_xor_b32_e32 v1, v1, v9
; GFX9-NEXT: v_add_u32_e32 v9, v7, v4 ; GFX9-NEXT: v_mul_hi_u32 v10, v6, v10
; GFX9-NEXT: v_sub_u32_e32 v4, v7, v4 ; GFX9-NEXT: v_mul_hi_u32 v11, v7, v11
; GFX9-NEXT: v_cndmask_b32_e32 v4, v4, v9, vcc ; GFX9-NEXT: v_xor_b32_e32 v4, v8, v4
; GFX9-NEXT: v_add_u32_e32 v7, v8, v10 ; GFX9-NEXT: v_xor_b32_e32 v5, v9, v5
; GFX9-NEXT: v_sub_u32_e32 v8, v8, v10 ; GFX9-NEXT: v_add_u32_e32 v6, v6, v10
; GFX9-NEXT: v_mul_hi_u32 v4, v4, v0 ; GFX9-NEXT: v_add_u32_e32 v7, v7, v11
; GFX9-NEXT: v_cndmask_b32_e64 v7, v8, v7, s[0:1] ; GFX9-NEXT: v_mul_hi_u32 v6, v0, v6
; GFX9-NEXT: v_mul_hi_u32 v7, v7, v1 ; GFX9-NEXT: v_mul_hi_u32 v7, v1, v7
; GFX9-NEXT: v_mul_lo_u32 v8, v4, v2 ; GFX9-NEXT: v_mul_lo_u32 v8, v6, v2
; GFX9-NEXT: v_add_u32_e32 v9, 1, v4 ; GFX9-NEXT: v_mul_lo_u32 v9, v7, v3
; GFX9-NEXT: v_mul_lo_u32 v11, v7, v3 ; GFX9-NEXT: v_add_u32_e32 v10, 1, v6
; GFX9-NEXT: v_add_u32_e32 v12, 1, v7 ; GFX9-NEXT: v_add_u32_e32 v11, 1, v7
; GFX9-NEXT: v_sub_u32_e32 v14, v0, v8 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v8
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v8 ; GFX9-NEXT: v_sub_u32_e32 v1, v1, v9
; GFX9-NEXT: v_cmp_ge_u32_e64 s[2:3], v14, v2 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; GFX9-NEXT: v_sub_u32_e32 v0, v1, v11 ; GFX9-NEXT: v_sub_u32_e32 v8, v0, v2
; GFX9-NEXT: v_cmp_ge_u32_e64 s[0:1], v1, v11 ; GFX9-NEXT: v_cmp_ge_u32_e64 s[0:1], v1, v3
; GFX9-NEXT: v_cmp_ge_u32_e64 s[4:5], v0, v3 ; GFX9-NEXT: v_sub_u32_e32 v9, v1, v3
; GFX9-NEXT: s_and_b64 s[2:3], s[2:3], vcc ; GFX9-NEXT: v_cndmask_b32_e32 v6, v6, v10, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v0, v4, v9, s[2:3] ; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v8, vcc
; GFX9-NEXT: s_and_b64 s[2:3], s[4:5], s[0:1] ; GFX9-NEXT: v_cndmask_b32_e64 v7, v7, v11, s[0:1]
; GFX9-NEXT: v_add_u32_e32 v10, -1, v4 ; GFX9-NEXT: v_cndmask_b32_e64 v1, v1, v9, s[0:1]
; GFX9-NEXT: v_add_u32_e32 v13, -1, v7 ; GFX9-NEXT: v_add_u32_e32 v8, 1, v6
; GFX9-NEXT: v_cndmask_b32_e64 v1, v7, v12, s[2:3] ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v2
; GFX9-NEXT: v_cndmask_b32_e32 v0, v10, v0, vcc ; GFX9-NEXT: v_cndmask_b32_e32 v0, v6, v8, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v1, v13, v1, s[0:1] ; GFX9-NEXT: v_add_u32_e32 v9, 1, v7
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v5 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v1, v3
; GFX9-NEXT: v_xor_b32_e32 v1, v1, v6 ; GFX9-NEXT: v_cndmask_b32_e32 v1, v7, v9, vcc
; GFX9-NEXT: v_sub_u32_e32 v0, v0, v5 ; GFX9-NEXT: v_xor_b32_e32 v0, v0, v4
; GFX9-NEXT: v_sub_u32_e32 v1, v1, v6 ; GFX9-NEXT: v_xor_b32_e32 v1, v1, v5
; GFX9-NEXT: buffer_store_dwordx2 v[0:1], off, s[8:11], 0 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v4
; GFX9-NEXT: v_sub_u32_e32 v1, v1, v5
; GFX9-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
; GFX9-NEXT: s_endpgm ; GFX9-NEXT: s_endpgm
; ;
; EG-LABEL: sdiv_v2i32: ; EG-LABEL: sdiv_v2i32:
; EG: ; %bb.0: ; EG: ; %bb.0:
; EG-NEXT: ALU 0, @10, KC0[CB0:0-32], KC1[] ; EG-NEXT: ALU 0, @10, KC0[CB0:0-32], KC1[]
; EG-NEXT: TEX 1 @6 ; EG-NEXT: TEX 1 @6
; EG-NEXT: ALU 59, @11, KC0[CB0:0-32], KC1[] ; EG-NEXT: ALU 59, @11, KC0[CB0:0-32], KC1[]
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1 ; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
▲ Show 20 Lines • Show All 180 Lines • ▼ Show 20 Lines; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
%result = sdiv <2 x i32> %num, <i32 4, i32 4> %result = sdiv <2 x i32> %num, <i32 4, i32 4>
store <2 x i32> %result, <2 x i32> addrspace(1)* %out store <2 x i32> %result, <2 x i32> addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @sdiv_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> addrspace(1)* %in) { define amdgpu_kernel void @sdiv_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> addrspace(1)* %in) {
; GCN-LABEL: sdiv_v4i32: ; GCN-LABEL: sdiv_v4i32:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[12:15], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s11, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s10, -1 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_mov_b32 s2, s10 ; GCN-NEXT: s_mov_b32 s2, s6
; GCN-NEXT: s_mov_b32 s3, s11 ; GCN-NEXT: s_mov_b32 s3, s7
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_mov_b32 s0, s14 ; GCN-NEXT: s_mov_b32 s0, s10
; GCN-NEXT: s_mov_b32 s1, s15 ; GCN-NEXT: s_mov_b32 s1, s11
; GCN-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0 ; GCN-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0 offset:16
; GCN-NEXT: buffer_load_dwordx4 v[4:7], off, s[0:3], 0 offset:16 ; GCN-NEXT: s_mov_b32 s10, 0x4f7ffffe
; GCN-NEXT: s_mov_b32 s14, 0x4f800000 ; GCN-NEXT: s_mov_b32 s4, s8
; GCN-NEXT: s_mov_b32 s8, s12 ; GCN-NEXT: s_mov_b32 s5, s9
; GCN-NEXT: s_mov_b32 s9, s13
; GCN-NEXT: s_waitcnt vmcnt(1)
; GCN-NEXT: v_ashrrev_i32_e32 v8, 31, v0
; GCN-NEXT: s_waitcnt vmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0)
; GCN-NEXT: v_ashrrev_i32_e32 v9, 31, v4 ; GCN-NEXT: v_ashrrev_i32_e32 v8, 31, v0
; GCN-NEXT: v_add_i32_e32 v4, vcc, v9, v4
; GCN-NEXT: v_xor_b32_e32 v4, v4, v9
; GCN-NEXT: v_xor_b32_e32 v15, v8, v9
; GCN-NEXT: v_cvt_f32_u32_e32 v9, v4
; GCN-NEXT: v_ashrrev_i32_e32 v11, 31, v5
; GCN-NEXT: v_add_i32_e32 v5, vcc, v11, v5
; GCN-NEXT: v_add_i32_e32 v0, vcc, v8, v0 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v8, v0
; GCN-NEXT: v_rcp_iflag_f32_e32 v9, v9
; GCN-NEXT: v_xor_b32_e32 v5, v5, v11
; GCN-NEXT: v_xor_b32_e32 v0, v0, v8 ; GCN-NEXT: v_xor_b32_e32 v0, v0, v8
; GCN-NEXT: v_cvt_f32_u32_e32 v8, v5 ; GCN-NEXT: v_cvt_f32_u32_e32 v4, v0
; GCN-NEXT: v_mul_f32_e32 v9, s14, v9 ; GCN-NEXT: v_ashrrev_i32_e32 v14, 31, v2
; GCN-NEXT: v_cvt_u32_f32_e32 v9, v9 ; GCN-NEXT: v_rcp_iflag_f32_e32 v4, v4
; GCN-NEXT: v_mul_f32_e32 v4, s10, v4
; GCN-NEXT: v_cvt_u32_f32_e32 v9, v4
; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v0
; GCN-NEXT: v_mul_lo_u32 v10, v4, v9
; GCN-NEXT: buffer_load_dwordx4 v[4:7], off, s[0:3], 0
; GCN-NEXT: v_mul_hi_u32 v10, v9, v10
; GCN-NEXT: v_add_i32_e32 v9, vcc, v10, v9
; GCN-NEXT: v_ashrrev_i32_e32 v10, 31, v1 ; GCN-NEXT: v_ashrrev_i32_e32 v10, 31, v1
; GCN-NEXT: v_rcp_iflag_f32_e32 v8, v8 ; GCN-NEXT: s_waitcnt vmcnt(0)
; GCN-NEXT: v_add_i32_e32 v1, vcc, v10, v1 ; GCN-NEXT: v_ashrrev_i32_e32 v11, 31, v4
; GCN-NEXT: v_xor_b32_e32 v16, v10, v11 ; GCN-NEXT: v_add_i32_e32 v4, vcc, v11, v4
; GCN-NEXT: v_xor_b32_e32 v1, v1, v10 ; GCN-NEXT: v_xor_b32_e32 v4, v4, v11
; GCN-NEXT: v_mul_f32_e32 v8, s14, v8 ; GCN-NEXT: v_mul_hi_u32 v9, v4, v9
; GCN-NEXT: v_mul_hi_u32 v11, v9, v4 ; GCN-NEXT: v_xor_b32_e32 v8, v11, v8
; GCN-NEXT: v_mul_lo_u32 v10, v9, v4 ; GCN-NEXT: v_mul_lo_u32 v12, v9, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v8, v8 ; GCN-NEXT: v_add_i32_e32 v13, vcc, 1, v9
; GCN-NEXT: v_ashrrev_i32_e32 v12, 31, v2 ; GCN-NEXT: v_sub_i32_e32 v4, vcc, v4, v12
; GCN-NEXT: v_ashrrev_i32_e32 v13, 31, v6 ; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v4, v0
; GCN-NEXT: v_add_i32_e32 v2, vcc, v12, v2 ; GCN-NEXT: v_sub_i32_e32 v12, vcc, v4, v0
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v11 ; GCN-NEXT: v_cndmask_b32_e64 v9, v9, v13, s[0:1]
; GCN-NEXT: v_xor_b32_e32 v17, v12, v13 ; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v12, s[0:1]
; GCN-NEXT: v_xor_b32_e32 v2, v2, v12 ; GCN-NEXT: v_add_i32_e32 v12, vcc, 1, v9
; GCN-NEXT: v_sub_i32_e32 v12, vcc, 0, v10 ; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v4, v0
; GCN-NEXT: v_cndmask_b32_e64 v10, v10, v12, s[0:1] ; GCN-NEXT: s_mov_b64 s[0:1], vcc
; GCN-NEXT: v_mul_hi_u32 v12, v8, v5 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v10, v1
; GCN-NEXT: v_add_i32_e32 v6, vcc, v13, v6 ; GCN-NEXT: v_xor_b32_e32 v1, v0, v10
; GCN-NEXT: v_xor_b32_e32 v6, v6, v13 ; GCN-NEXT: v_cvt_f32_u32_e32 v0, v1
; GCN-NEXT: v_mul_lo_u32 v11, v8, v5 ; GCN-NEXT: v_sub_i32_e32 v13, vcc, 0, v1
; GCN-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v12 ; GCN-NEXT: v_ashrrev_i32_e32 v4, 31, v5
; GCN-NEXT: v_cvt_f32_u32_e32 v12, v6 ; GCN-NEXT: v_add_i32_e32 v5, vcc, v4, v5
; GCN-NEXT: v_mul_hi_u32 v10, v10, v9 ; GCN-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GCN-NEXT: v_sub_i32_e32 v13, vcc, 0, v11 ; GCN-NEXT: v_xor_b32_e32 v5, v5, v4
; GCN-NEXT: v_cndmask_b32_e64 v11, v11, v13, s[2:3] ; GCN-NEXT: v_cndmask_b32_e64 v9, v9, v12, s[0:1]
; GCN-NEXT: v_rcp_iflag_f32_e32 v12, v12 ; GCN-NEXT: v_xor_b32_e32 v4, v4, v10
; GCN-NEXT: v_ashrrev_i32_e32 v14, 31, v7 ; GCN-NEXT: v_mul_f32_e32 v0, s10, v0
; GCN-NEXT: v_add_i32_e32 v7, vcc, v14, v7 ; GCN-NEXT: v_cvt_u32_f32_e32 v0, v0
; GCN-NEXT: v_xor_b32_e32 v7, v7, v14 ; GCN-NEXT: v_ashrrev_i32_e32 v10, 31, v6
; GCN-NEXT: v_mul_f32_e32 v12, s14, v12 ; GCN-NEXT: v_mul_lo_u32 v13, v13, v0
; GCN-NEXT: v_cvt_u32_f32_e32 v12, v12 ; GCN-NEXT: v_mul_hi_u32 v11, v0, v13
; GCN-NEXT: v_mul_hi_u32 v18, v12, v6 ; GCN-NEXT: v_add_i32_e32 v0, vcc, v11, v0
; GCN-NEXT: v_mul_lo_u32 v13, v12, v6 ; GCN-NEXT: v_mul_hi_u32 v11, v5, v0
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v18 ; GCN-NEXT: v_xor_b32_e32 v0, v9, v8
; GCN-NEXT: v_add_i32_e32 v18, vcc, v10, v9 ; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v8, v0
; GCN-NEXT: v_subrev_i32_e32 v9, vcc, v10, v9 ; GCN-NEXT: v_mul_lo_u32 v8, v11, v1
; GCN-NEXT: v_mul_hi_u32 v10, v11, v8 ; GCN-NEXT: v_add_i32_e32 v9, vcc, 1, v11
; GCN-NEXT: v_cndmask_b32_e64 v9, v9, v18, s[0:1] ; GCN-NEXT: v_sub_i32_e32 v5, vcc, v5, v8
; GCN-NEXT: v_mul_hi_u32 v9, v9, v0 ; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v5, v1
; GCN-NEXT: v_sub_i32_e32 v19, vcc, 0, v13 ; GCN-NEXT: v_cndmask_b32_e64 v8, v11, v9, s[0:1]
; GCN-NEXT: v_add_i32_e32 v11, vcc, v10, v8 ; GCN-NEXT: v_sub_i32_e32 v9, vcc, v5, v1
; GCN-NEXT: v_subrev_i32_e32 v8, vcc, v10, v8 ; GCN-NEXT: v_cndmask_b32_e64 v5, v5, v9, s[0:1]
; GCN-NEXT: v_cndmask_b32_e64 v13, v13, v19, s[4:5] ; GCN-NEXT: v_add_i32_e32 v9, vcc, 1, v8
; GCN-NEXT: v_cndmask_b32_e64 v8, v8, v11, s[2:3] ; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v5, v1
; GCN-NEXT: v_mul_hi_u32 v10, v13, v12 ; GCN-NEXT: s_mov_b64 s[0:1], vcc
; GCN-NEXT: v_mul_lo_u32 v11, v9, v4 ; GCN-NEXT: v_add_i32_e32 v1, vcc, v14, v2
; GCN-NEXT: v_mul_hi_u32 v8, v8, v1 ; GCN-NEXT: v_xor_b32_e32 v2, v1, v14
; GCN-NEXT: v_add_i32_e32 v13, vcc, v10, v12 ; GCN-NEXT: v_cvt_f32_u32_e32 v1, v2
; GCN-NEXT: v_subrev_i32_e32 v10, vcc, v10, v12 ; GCN-NEXT: v_sub_i32_e32 v5, vcc, 0, v2
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v0, v11 ; GCN-NEXT: v_cndmask_b32_e64 v8, v8, v9, s[0:1]
; GCN-NEXT: v_sub_i32_e32 v0, vcc, v0, v11 ; GCN-NEXT: v_ashrrev_i32_e32 v9, 31, v3
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], v0, v4 ; GCN-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GCN-NEXT: v_cndmask_b32_e64 v10, v10, v13, s[4:5] ; GCN-NEXT: v_mul_f32_e32 v1, s10, v1
; GCN-NEXT: v_mul_lo_u32 v0, v8, v5 ; GCN-NEXT: v_cvt_u32_f32_e32 v1, v1
; GCN-NEXT: v_mul_hi_u32 v4, v10, v2 ; GCN-NEXT: v_mul_lo_u32 v5, v5, v1
; GCN-NEXT: v_add_i32_e32 v12, vcc, -1, v9 ; GCN-NEXT: v_mul_hi_u32 v5, v1, v5
; GCN-NEXT: v_add_i32_e32 v10, vcc, -1, v8 ; GCN-NEXT: v_add_i32_e32 v1, vcc, v5, v1
; GCN-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v0 ; GCN-NEXT: v_add_i32_e32 v5, vcc, v10, v6
; GCN-NEXT: v_sub_i32_e32 v0, vcc, v1, v0 ; GCN-NEXT: v_xor_b32_e32 v5, v5, v10
; GCN-NEXT: v_cmp_ge_u32_e64 s[6:7], v0, v5 ; GCN-NEXT: v_mul_hi_u32 v6, v5, v1
; GCN-NEXT: v_mul_lo_u32 v5, v4, v6 ; GCN-NEXT: v_xor_b32_e32 v1, v8, v4
; GCN-NEXT: v_add_i32_e32 v1, vcc, 1, v9 ; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v4, v1
; GCN-NEXT: v_add_i32_e32 v0, vcc, 1, v8 ; GCN-NEXT: v_xor_b32_e32 v10, v10, v14
; GCN-NEXT: s_and_b64 vcc, s[2:3], s[0:1] ; GCN-NEXT: v_mul_lo_u32 v4, v6, v2
; GCN-NEXT: v_cndmask_b32_e32 v1, v9, v1, vcc ; GCN-NEXT: v_add_i32_e32 v8, vcc, 1, v6
; GCN-NEXT: v_sub_i32_e32 v9, vcc, v2, v5 ; GCN-NEXT: v_sub_i32_e32 v4, vcc, v5, v4
; GCN-NEXT: s_and_b64 vcc, s[6:7], s[4:5] ; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v4, v2
; GCN-NEXT: v_cvt_f32_u32_e32 v11, v7 ; GCN-NEXT: v_cndmask_b32_e64 v5, v6, v8, s[0:1]
; GCN-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc ; GCN-NEXT: v_sub_i32_e32 v6, vcc, v4, v2
; GCN-NEXT: v_cndmask_b32_e64 v1, v12, v1, s[0:1] ; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v6, s[0:1]
; GCN-NEXT: v_cndmask_b32_e64 v0, v10, v0, s[4:5] ; GCN-NEXT: v_add_i32_e32 v6, vcc, 1, v5
; GCN-NEXT: v_xor_b32_e32 v1, v1, v15 ; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v4, v2
; GCN-NEXT: v_xor_b32_e32 v8, v0, v16 ; GCN-NEXT: s_mov_b64 s[0:1], vcc
; GCN-NEXT: v_sub_i32_e32 v0, vcc, v1, v15 ; GCN-NEXT: v_add_i32_e32 v2, vcc, v9, v3
; GCN-NEXT: v_sub_i32_e32 v1, vcc, v8, v16 ; GCN-NEXT: v_xor_b32_e32 v3, v2, v9
; GCN-NEXT: v_rcp_iflag_f32_e32 v8, v11 ; GCN-NEXT: v_cvt_f32_u32_e32 v2, v3
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v9, v6 ; GCN-NEXT: v_sub_i32_e32 v8, vcc, 0, v3
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], v2, v5 ; GCN-NEXT: v_cndmask_b32_e64 v5, v5, v6, s[0:1]
; GCN-NEXT: v_ashrrev_i32_e32 v10, 31, v3 ; GCN-NEXT: v_ashrrev_i32_e32 v4, 31, v7
; GCN-NEXT: v_mul_f32_e32 v8, s14, v8 ; GCN-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GCN-NEXT: v_cvt_u32_f32_e32 v8, v8 ; GCN-NEXT: v_add_i32_e32 v7, vcc, v4, v7
; GCN-NEXT: v_add_i32_e32 v3, vcc, v10, v3 ; GCN-NEXT: v_xor_b32_e32 v9, v4, v9
; GCN-NEXT: v_xor_b32_e32 v3, v3, v10 ; GCN-NEXT: v_xor_b32_e32 v4, v7, v4
; GCN-NEXT: v_add_i32_e32 v6, vcc, -1, v4 ; GCN-NEXT: v_mul_f32_e32 v2, s10, v2
; GCN-NEXT: v_mul_lo_u32 v5, v8, v7 ; GCN-NEXT: v_cvt_u32_f32_e32 v2, v2
; GCN-NEXT: v_mul_hi_u32 v9, v8, v7 ; GCN-NEXT: v_mul_lo_u32 v8, v8, v2
; GCN-NEXT: v_add_i32_e32 v2, vcc, 1, v4 ; GCN-NEXT: v_mul_hi_u32 v6, v2, v8
; GCN-NEXT: v_sub_i32_e32 v11, vcc, 0, v5 ; GCN-NEXT: v_add_i32_e32 v2, vcc, v6, v2
; GCN-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v9 ; GCN-NEXT: v_mul_hi_u32 v6, v4, v2
; GCN-NEXT: v_cndmask_b32_e64 v5, v5, v11, s[4:5] ; GCN-NEXT: v_xor_b32_e32 v2, v5, v10
; GCN-NEXT: v_mul_hi_u32 v5, v5, v8 ; GCN-NEXT: v_subrev_i32_e32 v2, vcc, v10, v2
; GCN-NEXT: v_add_i32_e32 v9, vcc, v5, v8 ; GCN-NEXT: v_mul_lo_u32 v5, v6, v3
; GCN-NEXT: v_subrev_i32_e32 v5, vcc, v5, v8 ; GCN-NEXT: v_add_i32_e32 v7, vcc, 1, v6
; GCN-NEXT: v_cndmask_b32_e64 v5, v5, v9, s[4:5] ; GCN-NEXT: v_sub_i32_e32 v4, vcc, v4, v5
; GCN-NEXT: v_mul_hi_u32 v5, v5, v3 ; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v4, v3
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GCN-NEXT: v_cndmask_b32_e64 v5, v6, v7, s[0:1]
; GCN-NEXT: v_cndmask_b32_e32 v2, v4, v2, vcc ; GCN-NEXT: v_sub_i32_e32 v6, vcc, v4, v3
; GCN-NEXT: v_cndmask_b32_e64 v2, v6, v2, s[2:3] ; GCN-NEXT: v_cndmask_b32_e64 v4, v4, v6, s[0:1]
; GCN-NEXT: v_mul_lo_u32 v4, v5, v7 ; GCN-NEXT: v_add_i32_e32 v6, vcc, 1, v5
; GCN-NEXT: v_xor_b32_e32 v2, v2, v17 ; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v4, v3
; GCN-NEXT: v_sub_i32_e32 v2, vcc, v2, v17 ; GCN-NEXT: v_cndmask_b32_e32 v3, v5, v6, vcc
; GCN-NEXT: v_xor_b32_e32 v6, v10, v14 ; GCN-NEXT: v_xor_b32_e32 v3, v3, v9
; GCN-NEXT: v_sub_i32_e32 v8, vcc, v3, v4 ; GCN-NEXT: v_subrev_i32_e32 v3, vcc, v9, v3
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v8, v7 ; GCN-NEXT: buffer_store_dwordx4 v[0:3], off, s[4:7], 0
; GCN-NEXT: v_cmp_ge_u32_e64 s[2:3], v3, v4
; GCN-NEXT: v_add_i32_e32 v7, vcc, -1, v5
; GCN-NEXT: v_add_i32_e32 v3, vcc, 1, v5
; GCN-NEXT: s_and_b64 vcc, s[0:1], s[2:3]
; GCN-NEXT: v_cndmask_b32_e32 v3, v5, v3, vcc
; GCN-NEXT: v_cndmask_b32_e64 v3, v7, v3, s[2:3]
; GCN-NEXT: v_xor_b32_e32 v3, v3, v6
; GCN-NEXT: v_sub_i32_e32 v3, vcc, v3, v6
; GCN-NEXT: buffer_store_dwordx4 v[0:3], off, s[8:11], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
; ;
; TONGA-LABEL: sdiv_v4i32: ; TONGA-LABEL: sdiv_v4i32:
; TONGA: ; %bb.0: ; TONGA: ; %bb.0:
; TONGA-NEXT: s_load_dwordx4 s[12:15], s[0:1], 0x24 ; TONGA-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x24
; TONGA-NEXT: s_mov_b32 s11, 0xf000 ; TONGA-NEXT: s_mov_b32 s7, 0xf000
; TONGA-NEXT: s_mov_b32 s10, -1 ; TONGA-NEXT: s_mov_b32 s6, -1
; TONGA-NEXT: s_mov_b32 s2, s10 ; TONGA-NEXT: s_mov_b32 s2, s6
; TONGA-NEXT: s_mov_b32 s3, s11 ; TONGA-NEXT: s_mov_b32 s3, s7
; TONGA-NEXT: s_waitcnt lgkmcnt(0) ; TONGA-NEXT: s_waitcnt lgkmcnt(0)
; TONGA-NEXT: s_mov_b32 s0, s14 ; TONGA-NEXT: s_mov_b32 s0, s10
; TONGA-NEXT: s_mov_b32 s1, s15 ; TONGA-NEXT: s_mov_b32 s1, s11
; TONGA-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0 ; TONGA-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0 offset:16
; TONGA-NEXT: buffer_load_dwordx4 v[4:7], off, s[0:3], 0 offset:16 ; TONGA-NEXT: s_mov_b32 s10, 0x4f7ffffe
; TONGA-NEXT: s_mov_b32 s14, 0x4f800000 ; TONGA-NEXT: s_mov_b32 s4, s8
; TONGA-NEXT: s_mov_b32 s8, s12 ; TONGA-NEXT: s_mov_b32 s5, s9
; TONGA-NEXT: s_mov_b32 s9, s13
; TONGA-NEXT: s_waitcnt vmcnt(1)
; TONGA-NEXT: v_ashrrev_i32_e32 v8, 31, v0
; TONGA-NEXT: s_waitcnt vmcnt(0) ; TONGA-NEXT: s_waitcnt vmcnt(0)
; TONGA-NEXT: v_ashrrev_i32_e32 v9, 31, v4 ; TONGA-NEXT: v_ashrrev_i32_e32 v8, 31, v0
; TONGA-NEXT: v_add_u32_e32 v4, vcc, v9, v4
; TONGA-NEXT: v_xor_b32_e32 v4, v4, v9
; TONGA-NEXT: v_xor_b32_e32 v15, v8, v9
; TONGA-NEXT: v_cvt_f32_u32_e32 v9, v4
; TONGA-NEXT: v_ashrrev_i32_e32 v11, 31, v5
; TONGA-NEXT: v_add_u32_e32 v5, vcc, v11, v5
; TONGA-NEXT: v_add_u32_e32 v0, vcc, v8, v0 ; TONGA-NEXT: v_add_u32_e32 v0, vcc, v8, v0
; TONGA-NEXT: v_rcp_iflag_f32_e32 v9, v9
; TONGA-NEXT: v_xor_b32_e32 v5, v5, v11
; TONGA-NEXT: v_xor_b32_e32 v0, v0, v8 ; TONGA-NEXT: v_xor_b32_e32 v0, v0, v8
; TONGA-NEXT: v_cvt_f32_u32_e32 v8, v5 ; TONGA-NEXT: v_cvt_f32_u32_e32 v4, v0
; TONGA-NEXT: v_mul_f32_e32 v9, s14, v9 ; TONGA-NEXT: v_ashrrev_i32_e32 v14, 31, v2
; TONGA-NEXT: v_cvt_u32_f32_e32 v9, v9 ; TONGA-NEXT: v_rcp_iflag_f32_e32 v4, v4
; TONGA-NEXT: v_mul_f32_e32 v4, s10, v4
; TONGA-NEXT: v_cvt_u32_f32_e32 v9, v4
; TONGA-NEXT: v_sub_u32_e32 v4, vcc, 0, v0
; TONGA-NEXT: v_mul_lo_u32 v10, v4, v9
; TONGA-NEXT: buffer_load_dwordx4 v[4:7], off, s[0:3], 0
; TONGA-NEXT: v_mul_hi_u32 v10, v9, v10
; TONGA-NEXT: v_add_u32_e32 v9, vcc, v10, v9
; TONGA-NEXT: v_ashrrev_i32_e32 v10, 31, v1 ; TONGA-NEXT: v_ashrrev_i32_e32 v10, 31, v1
; TONGA-NEXT: v_rcp_iflag_f32_e32 v8, v8 ; TONGA-NEXT: s_waitcnt vmcnt(0)
; TONGA-NEXT: v_add_u32_e32 v1, vcc, v10, v1 ; TONGA-NEXT: v_ashrrev_i32_e32 v11, 31, v4
; TONGA-NEXT: v_xor_b32_e32 v16, v10, v11 ; TONGA-NEXT: v_add_u32_e32 v4, vcc, v11, v4
; TONGA-NEXT: v_xor_b32_e32 v1, v1, v10 ; TONGA-NEXT: v_xor_b32_e32 v4, v4, v11
; TONGA-NEXT: v_mul_f32_e32 v8, s14, v8 ; TONGA-NEXT: v_mul_hi_u32 v9, v4, v9
; TONGA-NEXT: v_mul_hi_u32 v11, v9, v4 ; TONGA-NEXT: v_xor_b32_e32 v8, v11, v8
; TONGA-NEXT: v_mul_lo_u32 v10, v9, v4 ; TONGA-NEXT: v_mul_lo_u32 v12, v9, v0
; TONGA-NEXT: v_cvt_u32_f32_e32 v8, v8 ; TONGA-NEXT: v_add_u32_e32 v13, vcc, 1, v9
; TONGA-NEXT: v_ashrrev_i32_e32 v12, 31, v2 ; TONGA-NEXT: v_sub_u32_e32 v4, vcc, v4, v12
; TONGA-NEXT: v_ashrrev_i32_e32 v13, 31, v6 ; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v4, v0
; TONGA-NEXT: v_add_u32_e32 v2, vcc, v12, v2 ; TONGA-NEXT: v_sub_u32_e32 v12, vcc, v4, v0
; TONGA-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v11 ; TONGA-NEXT: v_cndmask_b32_e64 v9, v9, v13, s[0:1]
; TONGA-NEXT: v_xor_b32_e32 v17, v12, v13 ; TONGA-NEXT: v_cndmask_b32_e64 v4, v4, v12, s[0:1]
; TONGA-NEXT: v_xor_b32_e32 v2, v2, v12 ; TONGA-NEXT: v_add_u32_e32 v12, vcc, 1, v9
; TONGA-NEXT: v_sub_u32_e32 v12, vcc, 0, v10 ; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v4, v0
; TONGA-NEXT: v_cndmask_b32_e64 v10, v10, v12, s[0:1] ; TONGA-NEXT: s_mov_b64 s[0:1], vcc
; TONGA-NEXT: v_mul_hi_u32 v12, v8, v5 ; TONGA-NEXT: v_add_u32_e32 v0, vcc, v10, v1
; TONGA-NEXT: v_add_u32_e32 v6, vcc, v13, v6 ; TONGA-NEXT: v_xor_b32_e32 v1, v0, v10
; TONGA-NEXT: v_xor_b32_e32 v6, v6, v13 ; TONGA-NEXT: v_cvt_f32_u32_e32 v0, v1
; TONGA-NEXT: v_mul_lo_u32 v11, v8, v5 ; TONGA-NEXT: v_sub_u32_e32 v13, vcc, 0, v1
; TONGA-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v12 ; TONGA-NEXT: v_ashrrev_i32_e32 v4, 31, v5
; TONGA-NEXT: v_cvt_f32_u32_e32 v12, v6 ; TONGA-NEXT: v_add_u32_e32 v5, vcc, v4, v5
; TONGA-NEXT: v_mul_hi_u32 v10, v10, v9 ; TONGA-NEXT: v_rcp_iflag_f32_e32 v0, v0
; TONGA-NEXT: v_sub_u32_e32 v13, vcc, 0, v11 ; TONGA-NEXT: v_xor_b32_e32 v5, v5, v4
; TONGA-NEXT: v_cndmask_b32_e64 v11, v11, v13, s[2:3] ; TONGA-NEXT: v_cndmask_b32_e64 v9, v9, v12, s[0:1]
; TONGA-NEXT: v_rcp_iflag_f32_e32 v12, v12 ; TONGA-NEXT: v_xor_b32_e32 v4, v4, v10
; TONGA-NEXT: v_ashrrev_i32_e32 v14, 31, v7 ; TONGA-NEXT: v_mul_f32_e32 v0, s10, v0
; TONGA-NEXT: v_add_u32_e32 v7, vcc, v14, v7 ; TONGA-NEXT: v_cvt_u32_f32_e32 v0, v0
; TONGA-NEXT: v_xor_b32_e32 v7, v7, v14 ; TONGA-NEXT: v_ashrrev_i32_e32 v10, 31, v6
; TONGA-NEXT: v_mul_f32_e32 v12, s14, v12 ; TONGA-NEXT: v_mul_lo_u32 v13, v13, v0
; TONGA-NEXT: v_cvt_u32_f32_e32 v12, v12 ; TONGA-NEXT: v_mul_hi_u32 v11, v0, v13
; TONGA-NEXT: v_mul_hi_u32 v18, v12, v6 ; TONGA-NEXT: v_add_u32_e32 v0, vcc, v11, v0
; TONGA-NEXT: v_mul_lo_u32 v13, v12, v6 ; TONGA-NEXT: v_mul_hi_u32 v11, v5, v0
; TONGA-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v18 ; TONGA-NEXT: v_xor_b32_e32 v0, v9, v8
; TONGA-NEXT: v_add_u32_e32 v18, vcc, v10, v9 ; TONGA-NEXT: v_subrev_u32_e32 v0, vcc, v8, v0
; TONGA-NEXT: v_subrev_u32_e32 v9, vcc, v10, v9 ; TONGA-NEXT: v_mul_lo_u32 v8, v11, v1
; TONGA-NEXT: v_mul_hi_u32 v10, v11, v8 ; TONGA-NEXT: v_add_u32_e32 v9, vcc, 1, v11
; TONGA-NEXT: v_cndmask_b32_e64 v9, v9, v18, s[0:1] ; TONGA-NEXT: v_sub_u32_e32 v5, vcc, v5, v8
; TONGA-NEXT: v_mul_hi_u32 v9, v9, v0 ; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v5, v1
; TONGA-NEXT: v_sub_u32_e32 v19, vcc, 0, v13 ; TONGA-NEXT: v_cndmask_b32_e64 v8, v11, v9, s[0:1]
; TONGA-NEXT: v_add_u32_e32 v11, vcc, v10, v8 ; TONGA-NEXT: v_sub_u32_e32 v9, vcc, v5, v1
; TONGA-NEXT: v_subrev_u32_e32 v8, vcc, v10, v8 ; TONGA-NEXT: v_cndmask_b32_e64 v5, v5, v9, s[0:1]
; TONGA-NEXT: v_cndmask_b32_e64 v13, v13, v19, s[4:5] ; TONGA-NEXT: v_add_u32_e32 v9, vcc, 1, v8
; TONGA-NEXT: v_cndmask_b32_e64 v8, v8, v11, s[2:3] ; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v5, v1
; TONGA-NEXT: v_mul_hi_u32 v10, v13, v12 ; TONGA-NEXT: s_mov_b64 s[0:1], vcc
; TONGA-NEXT: v_mul_lo_u32 v11, v9, v4 ; TONGA-NEXT: v_add_u32_e32 v1, vcc, v14, v2
; TONGA-NEXT: v_mul_hi_u32 v8, v8, v1 ; TONGA-NEXT: v_xor_b32_e32 v2, v1, v14
; TONGA-NEXT: v_add_u32_e32 v13, vcc, v10, v12 ; TONGA-NEXT: v_cvt_f32_u32_e32 v1, v2
; TONGA-NEXT: v_subrev_u32_e32 v10, vcc, v10, v12 ; TONGA-NEXT: v_sub_u32_e32 v5, vcc, 0, v2
; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v0, v11 ; TONGA-NEXT: v_cndmask_b32_e64 v8, v8, v9, s[0:1]
; TONGA-NEXT: v_sub_u32_e32 v0, vcc, v0, v11 ; TONGA-NEXT: v_ashrrev_i32_e32 v9, 31, v3
; TONGA-NEXT: v_cmp_ge_u32_e64 s[2:3], v0, v4 ; TONGA-NEXT: v_rcp_iflag_f32_e32 v1, v1
; TONGA-NEXT: v_cndmask_b32_e64 v10, v10, v13, s[4:5] ; TONGA-NEXT: v_mul_f32_e32 v1, s10, v1
; TONGA-NEXT: v_mul_lo_u32 v0, v8, v5 ; TONGA-NEXT: v_cvt_u32_f32_e32 v1, v1
; TONGA-NEXT: v_mul_hi_u32 v4, v10, v2 ; TONGA-NEXT: v_mul_lo_u32 v5, v5, v1
; TONGA-NEXT: v_add_u32_e32 v12, vcc, -1, v9 ; TONGA-NEXT: v_mul_hi_u32 v5, v1, v5
; TONGA-NEXT: v_add_u32_e32 v10, vcc, -1, v8 ; TONGA-NEXT: v_add_u32_e32 v1, vcc, v5, v1
; TONGA-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v0 ; TONGA-NEXT: v_add_u32_e32 v5, vcc, v10, v6
; TONGA-NEXT: v_sub_u32_e32 v0, vcc, v1, v0 ; TONGA-NEXT: v_xor_b32_e32 v5, v5, v10
; TONGA-NEXT: v_cmp_ge_u32_e64 s[6:7], v0, v5 ; TONGA-NEXT: v_mul_hi_u32 v6, v5, v1
; TONGA-NEXT: v_mul_lo_u32 v5, v4, v6 ; TONGA-NEXT: v_xor_b32_e32 v1, v8, v4
; TONGA-NEXT: v_add_u32_e32 v1, vcc, 1, v9 ; TONGA-NEXT: v_subrev_u32_e32 v1, vcc, v4, v1
; TONGA-NEXT: v_add_u32_e32 v0, vcc, 1, v8 ; TONGA-NEXT: v_xor_b32_e32 v10, v10, v14
; TONGA-NEXT: s_and_b64 vcc, s[2:3], s[0:1] ; TONGA-NEXT: v_mul_lo_u32 v4, v6, v2
; TONGA-NEXT: v_cndmask_b32_e32 v1, v9, v1, vcc ; TONGA-NEXT: v_add_u32_e32 v8, vcc, 1, v6
; TONGA-NEXT: v_sub_u32_e32 v9, vcc, v2, v5 ; TONGA-NEXT: v_sub_u32_e32 v4, vcc, v5, v4
; TONGA-NEXT: s_and_b64 vcc, s[6:7], s[4:5] ; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v4, v2
; TONGA-NEXT: v_cvt_f32_u32_e32 v11, v7 ; TONGA-NEXT: v_cndmask_b32_e64 v5, v6, v8, s[0:1]
; TONGA-NEXT: v_cndmask_b32_e32 v0, v8, v0, vcc ; TONGA-NEXT: v_sub_u32_e32 v6, vcc, v4, v2
; TONGA-NEXT: v_cndmask_b32_e64 v1, v12, v1, s[0:1] ; TONGA-NEXT: v_cndmask_b32_e64 v4, v4, v6, s[0:1]
; TONGA-NEXT: v_cndmask_b32_e64 v0, v10, v0, s[4:5] ; TONGA-NEXT: v_add_u32_e32 v6, vcc, 1, v5
; TONGA-NEXT: v_xor_b32_e32 v1, v1, v15 ; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v4, v2
; TONGA-NEXT: v_xor_b32_e32 v8, v0, v16 ; TONGA-NEXT: s_mov_b64 s[0:1], vcc
; TONGA-NEXT: v_sub_u32_e32 v0, vcc, v1, v15 ; TONGA-NEXT: v_add_u32_e32 v2, vcc, v9, v3
; TONGA-NEXT: v_sub_u32_e32 v1, vcc, v8, v16 ; TONGA-NEXT: v_xor_b32_e32 v3, v2, v9
; TONGA-NEXT: v_rcp_iflag_f32_e32 v8, v11 ; TONGA-NEXT: v_cvt_f32_u32_e32 v2, v3
; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v9, v6 ; TONGA-NEXT: v_sub_u32_e32 v8, vcc, 0, v3
; TONGA-NEXT: v_cmp_ge_u32_e64 s[2:3], v2, v5 ; TONGA-NEXT: v_cndmask_b32_e64 v5, v5, v6, s[0:1]
; TONGA-NEXT: v_ashrrev_i32_e32 v10, 31, v3 ; TONGA-NEXT: v_ashrrev_i32_e32 v4, 31, v7
; TONGA-NEXT: v_mul_f32_e32 v8, s14, v8 ; TONGA-NEXT: v_rcp_iflag_f32_e32 v2, v2
; TONGA-NEXT: v_cvt_u32_f32_e32 v8, v8 ; TONGA-NEXT: v_add_u32_e32 v7, vcc, v4, v7
; TONGA-NEXT: v_add_u32_e32 v3, vcc, v10, v3 ; TONGA-NEXT: v_xor_b32_e32 v9, v4, v9
; TONGA-NEXT: v_xor_b32_e32 v3, v3, v10 ; TONGA-NEXT: v_xor_b32_e32 v4, v7, v4
; TONGA-NEXT: v_add_u32_e32 v6, vcc, -1, v4 ; TONGA-NEXT: v_mul_f32_e32 v2, s10, v2
; TONGA-NEXT: v_mul_lo_u32 v5, v8, v7 ; TONGA-NEXT: v_cvt_u32_f32_e32 v2, v2
; TONGA-NEXT: v_mul_hi_u32 v9, v8, v7 ; TONGA-NEXT: v_mul_lo_u32 v8, v8, v2
; TONGA-NEXT: v_add_u32_e32 v2, vcc, 1, v4 ; TONGA-NEXT: v_mul_hi_u32 v6, v2, v8
; TONGA-NEXT: v_sub_u32_e32 v11, vcc, 0, v5 ; TONGA-NEXT: v_add_u32_e32 v2, vcc, v6, v2
; TONGA-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v9 ; TONGA-NEXT: v_mul_hi_u32 v6, v4, v2
; TONGA-NEXT: v_cndmask_b32_e64 v5, v5, v11, s[4:5] ; TONGA-NEXT: v_xor_b32_e32 v2, v5, v10
; TONGA-NEXT: v_mul_hi_u32 v5, v5, v8 ; TONGA-NEXT: v_subrev_u32_e32 v2, vcc, v10, v2
; TONGA-NEXT: v_add_u32_e32 v9, vcc, v5, v8 ; TONGA-NEXT: v_mul_lo_u32 v5, v6, v3
; TONGA-NEXT: v_subrev_u32_e32 v5, vcc, v5, v8 ; TONGA-NEXT: v_add_u32_e32 v7, vcc, 1, v6
; TONGA-NEXT: v_cndmask_b32_e64 v5, v5, v9, s[4:5] ; TONGA-NEXT: v_sub_u32_e32 v4, vcc, v4, v5
; TONGA-NEXT: v_mul_hi_u32 v5, v5, v3 ; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v4, v3
; TONGA-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; TONGA-NEXT: v_cndmask_b32_e64 v5, v6, v7, s[0:1]
; TONGA-NEXT: v_cndmask_b32_e32 v2, v4, v2, vcc ; TONGA-NEXT: v_sub_u32_e32 v6, vcc, v4, v3
; TONGA-NEXT: v_cndmask_b32_e64 v2, v6, v2, s[2:3] ; TONGA-NEXT: v_cndmask_b32_e64 v4, v4, v6, s[0:1]
; TONGA-NEXT: v_mul_lo_u32 v4, v5, v7 ; TONGA-NEXT: v_add_u32_e32 v6, vcc, 1, v5
; TONGA-NEXT: v_xor_b32_e32 v2, v2, v17 ; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v4, v3
; TONGA-NEXT: v_sub_u32_e32 v2, vcc, v2, v17 ; TONGA-NEXT: v_cndmask_b32_e32 v3, v5, v6, vcc
; TONGA-NEXT: v_xor_b32_e32 v6, v10, v14 ; TONGA-NEXT: v_xor_b32_e32 v3, v3, v9
; TONGA-NEXT: v_sub_u32_e32 v8, vcc, v3, v4 ; TONGA-NEXT: v_subrev_u32_e32 v3, vcc, v9, v3
; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v8, v7 ; TONGA-NEXT: buffer_store_dwordx4 v[0:3], off, s[4:7], 0
; TONGA-NEXT: v_cmp_ge_u32_e64 s[2:3], v3, v4
; TONGA-NEXT: v_add_u32_e32 v7, vcc, -1, v5
; TONGA-NEXT: v_add_u32_e32 v3, vcc, 1, v5
; TONGA-NEXT: s_and_b64 vcc, s[0:1], s[2:3]
; TONGA-NEXT: v_cndmask_b32_e32 v3, v5, v3, vcc
; TONGA-NEXT: v_cndmask_b32_e64 v3, v7, v3, s[2:3]
; TONGA-NEXT: v_xor_b32_e32 v3, v3, v6
; TONGA-NEXT: v_sub_u32_e32 v3, vcc, v3, v6
; TONGA-NEXT: buffer_store_dwordx4 v[0:3], off, s[8:11], 0
; TONGA-NEXT: s_endpgm ; TONGA-NEXT: s_endpgm
; ;
; GFX9-LABEL: sdiv_v4i32: ; GFX9-LABEL: sdiv_v4i32:
; GFX9: ; %bb.0: ; GFX9: ; %bb.0:
; GFX9-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x24 ; GFX9-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24
; GFX9-NEXT: s_mov_b32 s15, 0xf000 ; GFX9-NEXT: s_mov_b32 s11, 0xf000
; GFX9-NEXT: s_mov_b32 s14, -1 ; GFX9-NEXT: s_mov_b32 s10, -1
; GFX9-NEXT: s_mov_b32 s2, s14 ; GFX9-NEXT: s_mov_b32 s4, 0x4f7ffffe
; GFX9-NEXT: s_mov_b32 s3, s15
; GFX9-NEXT: s_waitcnt lgkmcnt(0) ; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: s_mov_b32 s0, s10 ; GFX9-NEXT: s_mov_b32 s8, s0
; GFX9-NEXT: s_mov_b32 s1, s11 ; GFX9-NEXT: s_mov_b32 s9, s1
; GFX9-NEXT: s_mov_b32 s0, s2
; GFX9-NEXT: s_mov_b32 s1, s3
; GFX9-NEXT: s_mov_b32 s2, s10
; GFX9-NEXT: s_mov_b32 s3, s11
; GFX9-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0 ; GFX9-NEXT: buffer_load_dwordx4 v[0:3], off, s[0:3], 0
; GFX9-NEXT: buffer_load_dwordx4 v[4:7], off, s[0:3], 0 offset:16 ; GFX9-NEXT: buffer_load_dwordx4 v[4:7], off, s[0:3], 0 offset:16
; GFX9-NEXT: s_mov_b32 s4, 0x4f800000
; GFX9-NEXT: s_mov_b32 s12, s8
; GFX9-NEXT: s_mov_b32 s13, s9
; GFX9-NEXT: s_waitcnt vmcnt(1) ; GFX9-NEXT: s_waitcnt vmcnt(1)
; GFX9-NEXT: v_ashrrev_i32_e32 v8, 31, v0 ; GFX9-NEXT: v_ashrrev_i32_e32 v8, 31, v0
; GFX9-NEXT: s_waitcnt vmcnt(0) ; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_ashrrev_i32_e32 v9, 31, v4 ; GFX9-NEXT: v_ashrrev_i32_e32 v9, 31, v4
; GFX9-NEXT: v_add_u32_e32 v4, v4, v9 ; GFX9-NEXT: v_add_u32_e32 v4, v4, v9
; GFX9-NEXT: v_ashrrev_i32_e32 v11, 31, v5
; GFX9-NEXT: v_add_u32_e32 v0, v0, v8 ; GFX9-NEXT: v_add_u32_e32 v0, v0, v8
; GFX9-NEXT: v_xor_b32_e32 v4, v4, v9 ; GFX9-NEXT: v_xor_b32_e32 v4, v4, v9
; GFX9-NEXT: v_ashrrev_i32_e32 v10, 31, v1
; GFX9-NEXT: v_ashrrev_i32_e32 v13, 31, v6
; GFX9-NEXT: v_add_u32_e32 v5, v5, v11
; GFX9-NEXT: v_xor_b32_e32 v16, v8, v9 ; GFX9-NEXT: v_xor_b32_e32 v16, v8, v9
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v8 ; GFX9-NEXT: v_xor_b32_e32 v0, v0, v8
; GFX9-NEXT: v_cvt_f32_u32_e32 v8, v4 ; GFX9-NEXT: v_cvt_f32_u32_e32 v8, v4
; GFX9-NEXT: v_ashrrev_i32_e32 v11, 31, v5 ; GFX9-NEXT: v_ashrrev_i32_e32 v12, 31, v2
; GFX9-NEXT: v_add_u32_e32 v5, v5, v11 ; GFX9-NEXT: v_ashrrev_i32_e32 v15, 31, v7
; GFX9-NEXT: v_xor_b32_e32 v5, v5, v11
; GFX9-NEXT: v_cvt_f32_u32_e32 v9, v5
; GFX9-NEXT: v_rcp_iflag_f32_e32 v8, v8
; GFX9-NEXT: v_ashrrev_i32_e32 v13, 31, v6
; GFX9-NEXT: v_ashrrev_i32_e32 v10, 31, v1
; GFX9-NEXT: v_add_u32_e32 v6, v6, v13
; GFX9-NEXT: v_add_u32_e32 v1, v1, v10 ; GFX9-NEXT: v_add_u32_e32 v1, v1, v10
; GFX9-NEXT: v_rcp_iflag_f32_e32 v9, v9 ; GFX9-NEXT: v_add_u32_e32 v6, v6, v13
; GFX9-NEXT: v_mul_f32_e32 v8, s4, v8 ; GFX9-NEXT: v_xor_b32_e32 v5, v5, v11
; GFX9-NEXT: v_xor_b32_e32 v6, v6, v13 ; GFX9-NEXT: v_ashrrev_i32_e32 v14, 31, v3
; GFX9-NEXT: v_add_u32_e32 v2, v2, v12
; GFX9-NEXT: v_add_u32_e32 v7, v7, v15
; GFX9-NEXT: v_xor_b32_e32 v17, v10, v11 ; GFX9-NEXT: v_xor_b32_e32 v17, v10, v11
; GFX9-NEXT: v_xor_b32_e32 v1, v1, v10 ; GFX9-NEXT: v_xor_b32_e32 v1, v1, v10
; GFX9-NEXT: v_cvt_f32_u32_e32 v10, v6 ; GFX9-NEXT: v_cvt_f32_u32_e32 v10, v5
; GFX9-NEXT: v_cvt_u32_f32_e32 v8, v8 ; GFX9-NEXT: v_xor_b32_e32 v6, v6, v13
; GFX9-NEXT: v_ashrrev_i32_e32 v12, 31, v2 ; GFX9-NEXT: v_add_u32_e32 v3, v3, v14
; GFX9-NEXT: v_add_u32_e32 v2, v2, v12
; GFX9-NEXT: v_mul_f32_e32 v9, s4, v9
; GFX9-NEXT: v_rcp_iflag_f32_e32 v10, v10
; GFX9-NEXT: v_xor_b32_e32 v18, v12, v13 ; GFX9-NEXT: v_xor_b32_e32 v18, v12, v13
; GFX9-NEXT: v_xor_b32_e32 v2, v2, v12 ; GFX9-NEXT: v_xor_b32_e32 v2, v2, v12
; GFX9-NEXT: v_cvt_u32_f32_e32 v9, v9 ; GFX9-NEXT: v_cvt_f32_u32_e32 v12, v6
; GFX9-NEXT: v_mul_hi_u32 v12, v8, v4
; GFX9-NEXT: v_mul_lo_u32 v11, v8, v4
; GFX9-NEXT: v_mul_f32_e32 v10, s4, v10
; GFX9-NEXT: v_mul_lo_u32 v13, v9, v5
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v12
; GFX9-NEXT: v_mul_hi_u32 v12, v9, v5
; GFX9-NEXT: v_cvt_u32_f32_e32 v10, v10
; GFX9-NEXT: v_sub_u32_e32 v19, 0, v11
; GFX9-NEXT: v_cndmask_b32_e32 v11, v11, v19, vcc
; GFX9-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v12
; GFX9-NEXT: v_sub_u32_e32 v19, 0, v13
; GFX9-NEXT: v_cndmask_b32_e64 v13, v13, v19, s[0:1]
; GFX9-NEXT: v_mul_hi_u32 v19, v10, v6
; GFX9-NEXT: v_ashrrev_i32_e32 v15, 31, v7
; GFX9-NEXT: v_add_u32_e32 v7, v7, v15
; GFX9-NEXT: v_xor_b32_e32 v7, v7, v15 ; GFX9-NEXT: v_xor_b32_e32 v7, v7, v15
; GFX9-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v19 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v8, v8
; GFX9-NEXT: v_cvt_f32_u32_e32 v19, v7 ; GFX9-NEXT: v_xor_b32_e32 v19, v14, v15
; GFX9-NEXT: v_mul_hi_u32 v11, v11, v8
; GFX9-NEXT: v_mul_lo_u32 v12, v10, v6
; GFX9-NEXT: v_ashrrev_i32_e32 v14, 31, v3
; GFX9-NEXT: v_rcp_iflag_f32_e32 v19, v19
; GFX9-NEXT: v_add_u32_e32 v3, v3, v14
; GFX9-NEXT: v_sub_u32_e32 v20, 0, v12
; GFX9-NEXT: v_cndmask_b32_e64 v12, v12, v20, s[2:3]
; GFX9-NEXT: v_mul_f32_e32 v19, s4, v19
; GFX9-NEXT: v_cvt_u32_f32_e32 v19, v19
; GFX9-NEXT: v_xor_b32_e32 v3, v3, v14 ; GFX9-NEXT: v_xor_b32_e32 v3, v3, v14
; GFX9-NEXT: v_mul_hi_u32 v21, v19, v7 ; GFX9-NEXT: v_cvt_f32_u32_e32 v14, v7
; GFX9-NEXT: v_mul_lo_u32 v20, v19, v7 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v10, v10
; GFX9-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v21 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v12, v12
; GFX9-NEXT: v_add_u32_e32 v21, v8, v11 ; GFX9-NEXT: v_mul_f32_e32 v8, s4, v8
; GFX9-NEXT: v_sub_u32_e32 v8, v8, v11 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v14, v14
; GFX9-NEXT: v_mul_hi_u32 v11, v13, v9 ; GFX9-NEXT: v_cvt_u32_f32_e32 v8, v8
; GFX9-NEXT: v_cndmask_b32_e32 v8, v8, v21, vcc ; GFX9-NEXT: v_mul_f32_e32 v10, s4, v10
; GFX9-NEXT: v_mul_hi_u32 v8, v8, v0 ; GFX9-NEXT: v_mul_f32_e32 v12, s4, v12
; GFX9-NEXT: v_sub_u32_e32 v22, 0, v20 ; GFX9-NEXT: v_cvt_u32_f32_e32 v10, v10
; GFX9-NEXT: v_add_u32_e32 v13, v9, v11 ; GFX9-NEXT: v_sub_u32_e32 v9, 0, v4
; GFX9-NEXT: v_sub_u32_e32 v9, v9, v11 ; GFX9-NEXT: v_mul_f32_e32 v14, s4, v14
; GFX9-NEXT: v_mul_hi_u32 v11, v12, v10 ; GFX9-NEXT: v_cvt_u32_f32_e32 v12, v12
; GFX9-NEXT: v_cndmask_b32_e64 v9, v9, v13, s[0:1] ; GFX9-NEXT: v_mul_lo_u32 v9, v9, v8
; GFX9-NEXT: v_mul_hi_u32 v9, v9, v1 ; GFX9-NEXT: v_cvt_u32_f32_e32 v14, v14
; GFX9-NEXT: v_cndmask_b32_e64 v20, v20, v22, s[4:5] ; GFX9-NEXT: v_sub_u32_e32 v11, 0, v5
; GFX9-NEXT: v_add_u32_e32 v12, v10, v11 ; GFX9-NEXT: v_sub_u32_e32 v13, 0, v6
; GFX9-NEXT: v_sub_u32_e32 v10, v10, v11 ; GFX9-NEXT: v_mul_lo_u32 v11, v11, v10
; GFX9-NEXT: v_cndmask_b32_e64 v10, v10, v12, s[2:3] ; GFX9-NEXT: v_sub_u32_e32 v15, 0, v7
; GFX9-NEXT: v_mul_lo_u32 v13, v13, v12
; GFX9-NEXT: v_mul_lo_u32 v15, v15, v14
; GFX9-NEXT: v_mul_hi_u32 v9, v8, v9
; GFX9-NEXT: v_mul_hi_u32 v11, v10, v11
; GFX9-NEXT: v_mul_hi_u32 v13, v12, v13
; GFX9-NEXT: v_mul_hi_u32 v15, v14, v15
; GFX9-NEXT: v_add_u32_e32 v8, v8, v9
; GFX9-NEXT: v_mul_hi_u32 v8, v0, v8
; GFX9-NEXT: v_add_u32_e32 v9, v10, v11
; GFX9-NEXT: v_add_u32_e32 v10, v12, v13
; GFX9-NEXT: v_mul_hi_u32 v9, v1, v9
; GFX9-NEXT: v_add_u32_e32 v11, v14, v15
; GFX9-NEXT: v_mul_hi_u32 v10, v2, v10
; GFX9-NEXT: v_mul_lo_u32 v12, v8, v4 ; GFX9-NEXT: v_mul_lo_u32 v12, v8, v4
; GFX9-NEXT: v_mul_hi_u32 v11, v20, v19 ; GFX9-NEXT: v_mul_hi_u32 v11, v3, v11
; GFX9-NEXT: v_mul_hi_u32 v10, v10, v2 ; GFX9-NEXT: v_mul_lo_u32 v14, v9, v5
; GFX9-NEXT: v_add_u32_e32 v13, 1, v8 ; GFX9-NEXT: v_mul_lo_u32 v15, v10, v6
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v12
; GFX9-NEXT: v_sub_u32_e32 v0, v0, v12 ; GFX9-NEXT: v_sub_u32_e32 v0, v0, v12
; GFX9-NEXT: v_mul_lo_u32 v12, v9, v5
; GFX9-NEXT: v_add_u32_e32 v20, v19, v11
; GFX9-NEXT: v_sub_u32_e32 v11, v19, v11
; GFX9-NEXT: v_cndmask_b32_e64 v11, v11, v20, s[4:5]
; GFX9-NEXT: v_cmp_ge_u32_e64 s[2:3], v1, v12
; GFX9-NEXT: v_sub_u32_e32 v1, v1, v12
; GFX9-NEXT: v_mul_lo_u32 v12, v10, v6
; GFX9-NEXT: v_mul_hi_u32 v11, v11, v3
; GFX9-NEXT: v_cmp_ge_u32_e64 s[0:1], v0, v4
; GFX9-NEXT: v_cmp_ge_u32_e64 s[4:5], v1, v5
; GFX9-NEXT: v_cmp_ge_u32_e64 s[6:7], v2, v12
; GFX9-NEXT: v_sub_u32_e32 v2, v2, v12
; GFX9-NEXT: s_and_b64 s[0:1], s[0:1], vcc
; GFX9-NEXT: v_cmp_ge_u32_e64 s[8:9], v2, v6
; GFX9-NEXT: v_cndmask_b32_e64 v2, v8, v13, s[0:1]
; GFX9-NEXT: v_add_u32_e32 v0, 1, v9
; GFX9-NEXT: s_and_b64 s[0:1], s[4:5], s[2:3]
; GFX9-NEXT: v_cndmask_b32_e64 v0, v9, v0, s[0:1]
; GFX9-NEXT: v_add_u32_e32 v1, 1, v10
; GFX9-NEXT: s_and_b64 s[0:1], s[8:9], s[6:7]
; GFX9-NEXT: v_mul_lo_u32 v12, v11, v7 ; GFX9-NEXT: v_mul_lo_u32 v12, v11, v7
; GFX9-NEXT: v_add_u32_e32 v19, -1, v8 ; GFX9-NEXT: v_sub_u32_e32 v1, v1, v14
; GFX9-NEXT: v_cndmask_b32_e64 v1, v10, v1, s[0:1] ; GFX9-NEXT: v_add_u32_e32 v13, 1, v8
; GFX9-NEXT: v_add_u32_e32 v5, -1, v10 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v4
; GFX9-NEXT: v_cndmask_b32_e32 v2, v19, v2, vcc ; GFX9-NEXT: v_sub_u32_e32 v2, v2, v15
; GFX9-NEXT: v_cndmask_b32_e64 v1, v5, v1, s[6:7] ; GFX9-NEXT: v_cndmask_b32_e32 v8, v8, v13, vcc
; GFX9-NEXT: v_add_u32_e32 v4, -1, v9 ; GFX9-NEXT: v_sub_u32_e32 v13, v0, v4
; GFX9-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[2:3] ; GFX9-NEXT: v_add_u32_e32 v14, 1, v9
; GFX9-NEXT: v_xor_b32_e32 v2, v2, v16 ; GFX9-NEXT: v_cmp_ge_u32_e64 s[0:1], v1, v5
; GFX9-NEXT: v_xor_b32_e32 v5, v1, v18 ; GFX9-NEXT: v_cndmask_b32_e32 v0, v0, v13, vcc
; GFX9-NEXT: v_xor_b32_e32 v4, v0, v17 ; GFX9-NEXT: v_sub_u32_e32 v3, v3, v12
; GFX9-NEXT: v_sub_u32_e32 v0, v2, v16 ; GFX9-NEXT: v_cndmask_b32_e64 v9, v9, v14, s[0:1]
; GFX9-NEXT: v_sub_u32_e32 v2, v5, v18 ; GFX9-NEXT: v_sub_u32_e32 v14, v1, v5
; GFX9-NEXT: v_sub_u32_e32 v5, v3, v12 ; GFX9-NEXT: v_add_u32_e32 v15, 1, v10
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v5, v7 ; GFX9-NEXT: v_cmp_ge_u32_e64 s[2:3], v2, v6
; GFX9-NEXT: v_cmp_ge_u32_e64 s[0:1], v3, v12 ; GFX9-NEXT: v_cndmask_b32_e64 v10, v10, v15, s[2:3]
; GFX9-NEXT: v_add_u32_e32 v3, 1, v11 ; GFX9-NEXT: v_sub_u32_e32 v15, v2, v6
; GFX9-NEXT: s_and_b64 vcc, vcc, s[0:1] ; GFX9-NEXT: v_cndmask_b32_e64 v1, v1, v14, s[0:1]
; GFX9-NEXT: v_add_u32_e32 v5, -1, v11 ; GFX9-NEXT: v_add_u32_e32 v12, 1, v11
; GFX9-NEXT: v_cndmask_b32_e32 v3, v11, v3, vcc ; GFX9-NEXT: v_cmp_ge_u32_e64 s[4:5], v3, v7
; GFX9-NEXT: v_sub_u32_e32 v1, v4, v17 ; GFX9-NEXT: v_add_u32_e32 v13, 1, v8
; GFX9-NEXT: v_xor_b32_e32 v4, v14, v15 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v0, v4
; GFX9-NEXT: v_cndmask_b32_e64 v3, v5, v3, s[0:1] ; GFX9-NEXT: v_cndmask_b32_e32 v0, v8, v13, vcc
; GFX9-NEXT: v_xor_b32_e32 v3, v3, v4 ; GFX9-NEXT: v_cndmask_b32_e64 v11, v11, v12, s[4:5]
; GFX9-NEXT: v_sub_u32_e32 v3, v3, v4 ; GFX9-NEXT: v_sub_u32_e32 v12, v3, v7
; GFX9-NEXT: buffer_store_dwordx4 v[0:3], off, s[12:15], 0 ; GFX9-NEXT: v_cndmask_b32_e64 v2, v2, v15, s[2:3]
; GFX9-NEXT: v_add_u32_e32 v14, 1, v9
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v1, v5
; GFX9-NEXT: v_cndmask_b32_e32 v1, v9, v14, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v3, v3, v12, s[4:5]
; GFX9-NEXT: v_add_u32_e32 v15, 1, v10
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v2, v6
; GFX9-NEXT: v_cndmask_b32_e32 v2, v10, v15, vcc
; GFX9-NEXT: v_add_u32_e32 v12, 1, v11
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v3, v7
; GFX9-NEXT: v_cndmask_b32_e32 v3, v11, v12, vcc
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v16
; GFX9-NEXT: v_xor_b32_e32 v1, v1, v17
; GFX9-NEXT: v_xor_b32_e32 v2, v2, v18
; GFX9-NEXT: v_xor_b32_e32 v3, v3, v19
; GFX9-NEXT: v_sub_u32_e32 v0, v0, v16
; GFX9-NEXT: v_sub_u32_e32 v1, v1, v17
; GFX9-NEXT: v_sub_u32_e32 v2, v2, v18
; GFX9-NEXT: v_sub_u32_e32 v3, v3, v19
; GFX9-NEXT: buffer_store_dwordx4 v[0:3], off, s[8:11], 0
; GFX9-NEXT: s_endpgm ; GFX9-NEXT: s_endpgm
; ;
; EG-LABEL: sdiv_v4i32: ; EG-LABEL: sdiv_v4i32:
; EG: ; %bb.0: ; EG: ; %bb.0:
; EG-NEXT: ALU 0, @12, KC0[CB0:0-32], KC1[] ; EG-NEXT: ALU 0, @12, KC0[CB0:0-32], KC1[]
; EG-NEXT: TEX 0 @8 ; EG-NEXT: TEX 0 @8
; EG-NEXT: ALU 2, @13, KC0[], KC1[] ; EG-NEXT: ALU 2, @13, KC0[], KC1[]
; EG-NEXT: TEX 0 @10 ; EG-NEXT: TEX 0 @10
▲ Show 20 Lines • Show All 789 Lines • ▼ Show 20 Lines; EG-NEXT: 8(1.121039e-44), 2(2.802597e-45)
%result.ext = sext i24 %result to i32 %result.ext = sext i24 %result to i32
store i32 %result.ext, i32 addrspace(1)* %out store i32 %result.ext, i32 addrspace(1)* %out
ret void ret void
} }
define amdgpu_kernel void @v_sdiv_i25(i32 addrspace(1)* %out, i25 addrspace(1)* %in) { define amdgpu_kernel void @v_sdiv_i25(i32 addrspace(1)* %out, i25 addrspace(1)* %in) {
; GCN-LABEL: v_sdiv_i25: ; GCN-LABEL: v_sdiv_i25:
; GCN: ; %bb.0: ; GCN: ; %bb.0:
; GCN-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x9 ; GCN-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x9
; GCN-NEXT: s_mov_b32 s7, 0xf000 ; GCN-NEXT: s_mov_b32 s7, 0xf000
; GCN-NEXT: s_mov_b32 s6, -1 ; GCN-NEXT: s_mov_b32 s6, -1
; GCN-NEXT: s_mov_b32 s2, s6 ; GCN-NEXT: s_mov_b32 s10, s6
; GCN-NEXT: s_mov_b32 s3, s7 ; GCN-NEXT: s_mov_b32 s11, s7
; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: s_waitcnt lgkmcnt(0)
; GCN-NEXT: s_mov_b32 s0, s10 ; GCN-NEXT: s_mov_b32 s8, s2
; GCN-NEXT: s_mov_b32 s1, s11 ; GCN-NEXT: s_mov_b32 s9, s3
; GCN-NEXT: buffer_load_dwordx2 v[0:1], off, s[0:3], 0 ; GCN-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0
; GCN-NEXT: s_mov_b32 s4, s8 ; GCN-NEXT: s_mov_b32 s4, s0
; GCN-NEXT: s_mov_b32 s5, s9 ; GCN-NEXT: s_mov_b32 s5, s1
; GCN-NEXT: s_waitcnt vmcnt(0) ; GCN-NEXT: s_waitcnt vmcnt(0)
; GCN-NEXT: v_bfe_i32 v2, v1, 0, 25 ; GCN-NEXT: v_bfe_i32 v2, v1, 0, 25
; GCN-NEXT: v_bfe_i32 v1, v1, 24, 1 ; GCN-NEXT: v_bfe_i32 v1, v1, 24, 1
; GCN-NEXT: v_add_i32_e32 v2, vcc, v1, v2 ; GCN-NEXT: v_add_i32_e32 v2, vcc, v1, v2
; GCN-NEXT: v_xor_b32_e32 v2, v2, v1 ; GCN-NEXT: v_xor_b32_e32 v2, v2, v1
; GCN-NEXT: v_cvt_f32_u32_e32 v3, v2 ; GCN-NEXT: v_cvt_f32_u32_e32 v3, v2
; GCN-NEXT: v_bfe_i32 v4, v0, 0, 25 ; GCN-NEXT: v_sub_i32_e32 v4, vcc, 0, v2
; GCN-NEXT: v_bfe_i32 v5, v0, 0, 25
; GCN-NEXT: v_bfe_i32 v0, v0, 24, 1 ; GCN-NEXT: v_bfe_i32 v0, v0, 24, 1
; GCN-NEXT: v_add_i32_e32 v4, vcc, v0, v4
; GCN-NEXT: v_rcp_iflag_f32_e32 v3, v3 ; GCN-NEXT: v_rcp_iflag_f32_e32 v3, v3
; GCN-NEXT: v_xor_b32_e32 v4, v4, v0 ; GCN-NEXT: v_add_i32_e32 v5, vcc, v0, v5
; GCN-NEXT: v_xor_b32_e32 v5, v5, v0
; GCN-NEXT: v_xor_b32_e32 v0, v0, v1 ; GCN-NEXT: v_xor_b32_e32 v0, v0, v1
; GCN-NEXT: v_mul_f32_e32 v3, 0x4f800000, v3 ; GCN-NEXT: v_mul_f32_e32 v3, 0x4f7ffffe, v3
; GCN-NEXT: v_cvt_u32_f32_e32 v3, v3 ; GCN-NEXT: v_cvt_u32_f32_e32 v3, v3
; GCN-NEXT: v_mul_lo_u32 v5, v3, v2 ; GCN-NEXT: v_mul_lo_u32 v4, v4, v3
; GCN-NEXT: v_mul_hi_u32 v6, v3, v2 ; GCN-NEXT: v_mul_hi_u32 v4, v3, v4
; GCN-NEXT: v_sub_i32_e32 v7, vcc, 0, v5 ; GCN-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; GCN-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v6 ; GCN-NEXT: v_mul_hi_u32 v3, v5, v3
; GCN-NEXT: v_cndmask_b32_e64 v5, v5, v7, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v5, v5, v3
; GCN-NEXT: v_add_i32_e32 v6, vcc, v5, v3
; GCN-NEXT: v_subrev_i32_e32 v3, vcc, v5, v3
; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v6, s[0:1]
; GCN-NEXT: v_mul_hi_u32 v3, v3, v4
; GCN-NEXT: v_mul_lo_u32 v1, v3, v2 ; GCN-NEXT: v_mul_lo_u32 v1, v3, v2
; GCN-NEXT: v_add_i32_e32 v5, vcc, 1, v3 ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v3
; GCN-NEXT: v_add_i32_e32 v6, vcc, -1, v3 ; GCN-NEXT: v_subrev_i32_e32 v1, vcc, v1, v5
; GCN-NEXT: v_subrev_i32_e32 v7, vcc, v1, v4 ; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v1, v2
; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v4, v1 ; GCN-NEXT: v_cndmask_b32_e64 v3, v3, v4, s[0:1]
; GCN-NEXT: v_cmp_ge_u32_e64 s[0:1], v7, v2 ; GCN-NEXT: v_subrev_i32_e32 v4, vcc, v2, v1
; GCN-NEXT: s_and_b64 s[0:1], s[0:1], vcc ; GCN-NEXT: v_cndmask_b32_e64 v1, v1, v4, s[0:1]
; GCN-NEXT: v_cndmask_b32_e64 v1, v3, v5, s[0:1] ; GCN-NEXT: v_add_i32_e32 v4, vcc, 1, v3
; GCN-NEXT: v_cndmask_b32_e32 v1, v6, v1, vcc ; GCN-NEXT: v_cmp_ge_u32_e32 vcc, v1, v2
; GCN-NEXT: v_cndmask_b32_e32 v1, v3, v4, vcc
; GCN-NEXT: v_xor_b32_e32 v1, v1, v0 ; GCN-NEXT: v_xor_b32_e32 v1, v1, v0
; GCN-NEXT: v_sub_i32_e32 v0, vcc, v1, v0 ; GCN-NEXT: v_subrev_i32_e32 v0, vcc, v0, v1
; GCN-NEXT: v_bfe_i32 v0, v0, 0, 25 ; GCN-NEXT: v_bfe_i32 v0, v0, 0, 25
; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; GCN-NEXT: buffer_store_dword v0, off, s[4:7], 0
; GCN-NEXT: s_endpgm ; GCN-NEXT: s_endpgm
; ;
; TONGA-LABEL: v_sdiv_i25: ; TONGA-LABEL: v_sdiv_i25:
; TONGA: ; %bb.0: ; TONGA: ; %bb.0:
; TONGA-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x24 ; TONGA-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24
; TONGA-NEXT: s_mov_b32 s7, 0xf000 ; TONGA-NEXT: s_mov_b32 s7, 0xf000
; TONGA-NEXT: s_mov_b32 s6, -1 ; TONGA-NEXT: s_mov_b32 s6, -1
; TONGA-NEXT: s_mov_b32 s2, s6 ; TONGA-NEXT: s_mov_b32 s10, s6
; TONGA-NEXT: s_mov_b32 s3, s7 ; TONGA-NEXT: s_mov_b32 s11, s7
; TONGA-NEXT: s_waitcnt lgkmcnt(0) ; TONGA-NEXT: s_waitcnt lgkmcnt(0)
; TONGA-NEXT: s_mov_b32 s0, s10 ; TONGA-NEXT: s_mov_b32 s8, s2
; TONGA-NEXT: s_mov_b32 s1, s11 ; TONGA-NEXT: s_mov_b32 s9, s3
; TONGA-NEXT: buffer_load_dwordx2 v[0:1], off, s[0:3], 0 ; TONGA-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0
; TONGA-NEXT: s_mov_b32 s4, s8 ; TONGA-NEXT: s_mov_b32 s4, s0
; TONGA-NEXT: s_mov_b32 s5, s9 ; TONGA-NEXT: s_mov_b32 s5, s1
; TONGA-NEXT: s_waitcnt vmcnt(0) ; TONGA-NEXT: s_waitcnt vmcnt(0)
; TONGA-NEXT: v_bfe_i32 v2, v1, 0, 25 ; TONGA-NEXT: v_bfe_i32 v2, v1, 0, 25
; TONGA-NEXT: v_bfe_i32 v1, v1, 24, 1 ; TONGA-NEXT: v_bfe_i32 v1, v1, 24, 1
; TONGA-NEXT: v_add_u32_e32 v2, vcc, v1, v2 ; TONGA-NEXT: v_add_u32_e32 v2, vcc, v1, v2
; TONGA-NEXT: v_xor_b32_e32 v2, v2, v1 ; TONGA-NEXT: v_xor_b32_e32 v2, v2, v1
; TONGA-NEXT: v_cvt_f32_u32_e32 v3, v2 ; TONGA-NEXT: v_cvt_f32_u32_e32 v3, v2
; TONGA-NEXT: v_bfe_i32 v4, v0, 0, 25 ; TONGA-NEXT: v_sub_u32_e32 v4, vcc, 0, v2
; TONGA-NEXT: v_bfe_i32 v5, v0, 0, 25
; TONGA-NEXT: v_bfe_i32 v0, v0, 24, 1 ; TONGA-NEXT: v_bfe_i32 v0, v0, 24, 1
; TONGA-NEXT: v_add_u32_e32 v4, vcc, v0, v4
; TONGA-NEXT: v_rcp_iflag_f32_e32 v3, v3 ; TONGA-NEXT: v_rcp_iflag_f32_e32 v3, v3
; TONGA-NEXT: v_xor_b32_e32 v4, v4, v0 ; TONGA-NEXT: v_add_u32_e32 v5, vcc, v0, v5
; TONGA-NEXT: v_xor_b32_e32 v5, v5, v0
; TONGA-NEXT: v_xor_b32_e32 v0, v0, v1 ; TONGA-NEXT: v_xor_b32_e32 v0, v0, v1
; TONGA-NEXT: v_mul_f32_e32 v3, 0x4f800000, v3 ; TONGA-NEXT: v_mul_f32_e32 v3, 0x4f7ffffe, v3
; TONGA-NEXT: v_cvt_u32_f32_e32 v3, v3 ; TONGA-NEXT: v_cvt_u32_f32_e32 v3, v3
; TONGA-NEXT: v_mul_lo_u32 v5, v3, v2 ; TONGA-NEXT: v_mul_lo_u32 v4, v4, v3
; TONGA-NEXT: v_mul_hi_u32 v6, v3, v2 ; TONGA-NEXT: v_mul_hi_u32 v4, v3, v4
; TONGA-NEXT: v_sub_u32_e32 v7, vcc, 0, v5 ; TONGA-NEXT: v_add_u32_e32 v3, vcc, v4, v3
; TONGA-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v6 ; TONGA-NEXT: v_mul_hi_u32 v3, v5, v3
; TONGA-NEXT: v_cndmask_b32_e64 v5, v5, v7, s[0:1]
; TONGA-NEXT: v_mul_hi_u32 v5, v5, v3
; TONGA-NEXT: v_add_u32_e32 v6, vcc, v5, v3
; TONGA-NEXT: v_subrev_u32_e32 v3, vcc, v5, v3
; TONGA-NEXT: v_cndmask_b32_e64 v3, v3, v6, s[0:1]
; TONGA-NEXT: v_mul_hi_u32 v3, v3, v4
; TONGA-NEXT: v_mul_lo_u32 v1, v3, v2 ; TONGA-NEXT: v_mul_lo_u32 v1, v3, v2
; TONGA-NEXT: v_add_u32_e32 v5, vcc, 1, v3 ; TONGA-NEXT: v_add_u32_e32 v4, vcc, 1, v3
; TONGA-NEXT: v_add_u32_e32 v6, vcc, -1, v3 ; TONGA-NEXT: v_subrev_u32_e32 v1, vcc, v1, v5
; TONGA-NEXT: v_subrev_u32_e32 v7, vcc, v1, v4 ; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v1, v2
; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v4, v1 ; TONGA-NEXT: v_cndmask_b32_e64 v3, v3, v4, s[0:1]
; TONGA-NEXT: v_cmp_ge_u32_e64 s[0:1], v7, v2 ; TONGA-NEXT: v_subrev_u32_e32 v4, vcc, v2, v1
; TONGA-NEXT: s_and_b64 s[0:1], s[0:1], vcc ; TONGA-NEXT: v_cndmask_b32_e64 v1, v1, v4, s[0:1]
; TONGA-NEXT: v_cndmask_b32_e64 v1, v3, v5, s[0:1] ; TONGA-NEXT: v_add_u32_e32 v4, vcc, 1, v3
; TONGA-NEXT: v_cndmask_b32_e32 v1, v6, v1, vcc ; TONGA-NEXT: v_cmp_ge_u32_e32 vcc, v1, v2
; TONGA-NEXT: v_cndmask_b32_e32 v1, v3, v4, vcc
; TONGA-NEXT: v_xor_b32_e32 v1, v1, v0 ; TONGA-NEXT: v_xor_b32_e32 v1, v1, v0
; TONGA-NEXT: v_sub_u32_e32 v0, vcc, v1, v0 ; TONGA-NEXT: v_subrev_u32_e32 v0, vcc, v0, v1
; TONGA-NEXT: v_bfe_i32 v0, v0, 0, 25 ; TONGA-NEXT: v_bfe_i32 v0, v0, 0, 25
; TONGA-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; TONGA-NEXT: buffer_store_dword v0, off, s[4:7], 0
; TONGA-NEXT: s_endpgm ; TONGA-NEXT: s_endpgm
; ;
; GFX9-LABEL: v_sdiv_i25: ; GFX9-LABEL: v_sdiv_i25:
; GFX9: ; %bb.0: ; GFX9: ; %bb.0:
; GFX9-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24 ; GFX9-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x24
; GFX9-NEXT: s_mov_b32 s7, 0xf000 ; GFX9-NEXT: s_mov_b32 s3, 0xf000
; GFX9-NEXT: s_mov_b32 s6, -1 ; GFX9-NEXT: s_mov_b32 s2, -1
; GFX9-NEXT: s_mov_b32 s10, s6 ; GFX9-NEXT: s_mov_b32 s10, s2
; GFX9-NEXT: s_mov_b32 s11, s7 ; GFX9-NEXT: s_mov_b32 s11, s3
; GFX9-NEXT: s_waitcnt lgkmcnt(0) ; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: s_mov_b32 s8, s2 ; GFX9-NEXT: s_mov_b32 s8, s6
; GFX9-NEXT: s_mov_b32 s9, s3 ; GFX9-NEXT: s_mov_b32 s9, s7
; GFX9-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0 ; GFX9-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0
; GFX9-NEXT: s_mov_b32 s4, s0 ; GFX9-NEXT: s_mov_b32 s0, s4
; GFX9-NEXT: s_mov_b32 s5, s1 ; GFX9-NEXT: s_mov_b32 s1, s5
; GFX9-NEXT: s_waitcnt vmcnt(0) ; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_bfe_i32 v2, v1, 0, 25 ; GFX9-NEXT: v_bfe_i32 v2, v1, 0, 25
; GFX9-NEXT: v_bfe_i32 v1, v1, 24, 1 ; GFX9-NEXT: v_bfe_i32 v1, v1, 24, 1
; GFX9-NEXT: v_add_u32_e32 v2, v2, v1 ; GFX9-NEXT: v_add_u32_e32 v2, v2, v1
; GFX9-NEXT: v_xor_b32_e32 v2, v2, v1 ; GFX9-NEXT: v_xor_b32_e32 v2, v2, v1
; GFX9-NEXT: v_cvt_f32_u32_e32 v3, v2 ; GFX9-NEXT: v_cvt_f32_u32_e32 v3, v2
; GFX9-NEXT: v_bfe_i32 v6, v0, 0, 25 ; GFX9-NEXT: v_sub_u32_e32 v4, 0, v2
; GFX9-NEXT: v_bfe_i32 v5, v0, 0, 25
; GFX9-NEXT: v_bfe_i32 v0, v0, 24, 1 ; GFX9-NEXT: v_bfe_i32 v0, v0, 24, 1
; GFX9-NEXT: v_rcp_iflag_f32_e32 v3, v3 ; GFX9-NEXT: v_rcp_iflag_f32_e32 v3, v3
; GFX9-NEXT: v_mul_f32_e32 v3, 0x4f800000, v3 ; GFX9-NEXT: v_add_u32_e32 v5, v5, v0
; GFX9-NEXT: v_cvt_u32_f32_e32 v3, v3
; GFX9-NEXT: v_mul_lo_u32 v4, v3, v2
; GFX9-NEXT: v_mul_hi_u32 v5, v3, v2
; GFX9-NEXT: v_sub_u32_e32 v7, 0, v4
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v5
; GFX9-NEXT: v_cndmask_b32_e32 v4, v4, v7, vcc
; GFX9-NEXT: v_mul_hi_u32 v4, v4, v3
; GFX9-NEXT: v_add_u32_e32 v5, v6, v0
; GFX9-NEXT: v_xor_b32_e32 v5, v5, v0 ; GFX9-NEXT: v_xor_b32_e32 v5, v5, v0
; GFX9-NEXT: v_xor_b32_e32 v0, v0, v1 ; GFX9-NEXT: v_xor_b32_e32 v0, v0, v1
; GFX9-NEXT: v_add_u32_e32 v6, v3, v4 ; GFX9-NEXT: v_mul_f32_e32 v3, 0x4f7ffffe, v3
; GFX9-NEXT: v_sub_u32_e32 v3, v3, v4 ; GFX9-NEXT: v_cvt_u32_f32_e32 v3, v3
; GFX9-NEXT: v_cndmask_b32_e32 v3, v3, v6, vcc ; GFX9-NEXT: v_mul_lo_u32 v4, v4, v3
; GFX9-NEXT: v_mul_hi_u32 v3, v3, v5 ; GFX9-NEXT: v_mul_hi_u32 v4, v3, v4
; GFX9-NEXT: v_add_u32_e32 v3, v3, v4
; GFX9-NEXT: v_mul_hi_u32 v3, v5, v3
; GFX9-NEXT: v_mul_lo_u32 v4, v3, v2 ; GFX9-NEXT: v_mul_lo_u32 v4, v3, v2
; GFX9-NEXT: v_add_u32_e32 v1, 1, v3 ; GFX9-NEXT: v_add_u32_e32 v1, 1, v3
; GFX9-NEXT: v_add_u32_e32 v6, -1, v3 ; GFX9-NEXT: v_sub_u32_e32 v4, v5, v4
; GFX9-NEXT: v_sub_u32_e32 v7, v5, v4 ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v4, v2
; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v5, v4 ; GFX9-NEXT: v_cndmask_b32_e32 v1, v3, v1, vcc
; GFX9-NEXT: v_cmp_ge_u32_e64 s[0:1], v7, v2 ; GFX9-NEXT: v_sub_u32_e32 v3, v4, v2
; GFX9-NEXT: s_and_b64 s[0:1], s[0:1], vcc ; GFX9-NEXT: v_cndmask_b32_e32 v3, v4, v3, vcc
; GFX9-NEXT: v_cndmask_b32_e64 v1, v3, v1, s[0:1] ; GFX9-NEXT: v_add_u32_e32 v4, 1, v1
; GFX9-NEXT: v_cndmask_b32_e32 v1, v6, v1, vcc ; GFX9-NEXT: v_cmp_ge_u32_e32 vcc, v3, v2
; GFX9-NEXT: v_cndmask_b32_e32 v1, v1, v4, vcc
; GFX9-NEXT: v_xor_b32_e32 v1, v1, v0 ; GFX9-NEXT: v_xor_b32_e32 v1, v1, v0
; GFX9-NEXT: v_sub_u32_e32 v0, v1, v0 ; GFX9-NEXT: v_sub_u32_e32 v0, v1, v0
; GFX9-NEXT: v_bfe_i32 v0, v0, 0, 25 ; GFX9-NEXT: v_bfe_i32 v0, v0, 0, 25
; GFX9-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; GFX9-NEXT: buffer_store_dword v0, off, s[0:3], 0
; GFX9-NEXT: s_endpgm ; GFX9-NEXT: s_endpgm
; ;
; EG-LABEL: v_sdiv_i25: ; EG-LABEL: v_sdiv_i25:
; EG: ; %bb.0: ; EG: ; %bb.0:
; EG-NEXT: ALU 1, @10, KC0[CB0:0-32], KC1[] ; EG-NEXT: ALU 1, @10, KC0[CB0:0-32], KC1[]
; EG-NEXT: TEX 1 @6 ; EG-NEXT: TEX 1 @6
; EG-NEXT: ALU 41, @12, KC0[CB0:0-32], KC1[] ; EG-NEXT: ALU 41, @12, KC0[CB0:0-32], KC1[]
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1 ; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1
▲ Show 20 Lines • Show All 228 Lines • Show Last 20 Lines

llvm/test/CodeGen/AMDGPU/udivrem.ll

Show All 36 Lines
; R600-NEXT: ADD_INT * T1.W, T0.X, literal.x, ; R600-NEXT: ADD_INT * T1.W, T0.X, literal.x,
; R600-NEXT: -1(nan), 0(0.000000e+00) ; R600-NEXT: -1(nan), 0(0.000000e+00)
; R600-NEXT: CNDE_INT T0.X, T2.W, PS, PV.W, ; R600-NEXT: CNDE_INT T0.X, T2.W, PS, PV.W,
; R600-NEXT: LSHR * T3.X, KC0[2].Y, literal.x, ; R600-NEXT: LSHR * T3.X, KC0[2].Y, literal.x,
; R600-NEXT: 2(2.802597e-45), 0(0.000000e+00) ; R600-NEXT: 2(2.802597e-45), 0(0.000000e+00)
; ;
; GFX6-LABEL: test_udivrem: ; GFX6-LABEL: test_udivrem:
; GFX6: ; %bb.0: ; GFX6: ; %bb.0:
; GFX6-NEXT: s_load_dword s12, s[0:1], 0x26 ; GFX6-NEXT: s_load_dword s3, s[0:1], 0x26
; GFX6-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9 ; GFX6-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x9
; GFX6-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0x13 ; GFX6-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0x13
; GFX6-NEXT: s_load_dword s0, s[0:1], 0x1d ; GFX6-NEXT: s_load_dword s0, s[0:1], 0x1d
; GFX6-NEXT: s_mov_b32 s7, 0xf000 ; GFX6-NEXT: s_mov_b32 s7, 0xf000
; GFX6-NEXT: s_mov_b32 s6, -1 ; GFX6-NEXT: s_mov_b32 s6, -1
; GFX6-NEXT: s_mov_b32 s10, s6 ; GFX6-NEXT: s_mov_b32 s10, s6
; GFX6-NEXT: s_waitcnt lgkmcnt(0) ; GFX6-NEXT: s_waitcnt lgkmcnt(0)
; GFX6-NEXT: v_cvt_f32_u32_e32 v0, s12 ; GFX6-NEXT: v_cvt_f32_u32_e32 v0, s3
; GFX6-NEXT: s_sub_i32 s2, 0, s3
; GFX6-NEXT: s_mov_b32 s11, s7 ; GFX6-NEXT: s_mov_b32 s11, s7
; GFX6-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GFX6-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GFX6-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0 ; GFX6-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; GFX6-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GFX6-NEXT: v_cvt_u32_f32_e32 v0, v0
; GFX6-NEXT: v_mul_lo_u32 v1, v0, s12 ; GFX6-NEXT: v_mul_lo_u32 v1, s2, v0
; GFX6-NEXT: v_mul_hi_u32 v2, v0, s12 ; GFX6-NEXT: v_mul_hi_u32 v1, v0, v1
; GFX6-NEXT: v_sub_i32_e32 v3, vcc, 0, v1 ; GFX6-NEXT: v_add_i32_e32 v0, vcc, v1, v0
; GFX6-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v2 ; GFX6-NEXT: v_mul_hi_u32 v0, s0, v0
; GFX6-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[2:3] ; GFX6-NEXT: v_mul_lo_u32 v1, v0, s3
; GFX6-NEXT: v_mul_hi_u32 v1, v1, v0
; GFX6-NEXT: v_add_i32_e32 v2, vcc, v1, v0
; GFX6-NEXT: v_subrev_i32_e32 v0, vcc, v1, v0
; GFX6-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[2:3]
; GFX6-NEXT: v_mul_hi_u32 v0, v0, s0
; GFX6-NEXT: v_mul_lo_u32 v1, v0, s12
; GFX6-NEXT: v_add_i32_e32 v2, vcc, 1, v0 ; GFX6-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; GFX6-NEXT: v_add_i32_e32 v3, vcc, -1, v0 ; GFX6-NEXT: v_sub_i32_e32 v1, vcc, s0, v1
; GFX6-NEXT: v_sub_i32_e32 v4, vcc, s0, v1 ; GFX6-NEXT: v_cmp_le_u32_e64 s[0:1], s3, v1
; GFX6-NEXT: v_cmp_ge_u32_e64 s[0:1], s0, v1 ; GFX6-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1]
; GFX6-NEXT: v_cmp_le_u32_e64 s[2:3], s12, v4 ; GFX6-NEXT: v_subrev_i32_e32 v2, vcc, s3, v1
; GFX6-NEXT: v_subrev_i32_e32 v1, vcc, s12, v4 ; GFX6-NEXT: v_cndmask_b32_e64 v1, v1, v2, s[0:1]
; GFX6-NEXT: v_add_i32_e32 v5, vcc, s12, v4 ; GFX6-NEXT: v_add_i32_e32 v2, vcc, 1, v0
; GFX6-NEXT: s_and_b64 vcc, s[2:3], s[0:1] ; GFX6-NEXT: v_cmp_le_u32_e64 s[0:1], s3, v1
; GFX6-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc ; GFX6-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[0:1]
; GFX6-NEXT: v_cndmask_b32_e64 v0, v3, v0, s[0:1] ; GFX6-NEXT: v_subrev_i32_e32 v2, vcc, s3, v1
; GFX6-NEXT: v_cndmask_b32_e32 v1, v4, v1, vcc
; GFX6-NEXT: buffer_store_dword v0, off, s[4:7], 0 ; GFX6-NEXT: buffer_store_dword v0, off, s[4:7], 0
; GFX6-NEXT: s_waitcnt expcnt(0) ; GFX6-NEXT: s_waitcnt expcnt(0)
; GFX6-NEXT: v_cndmask_b32_e64 v0, v5, v1, s[0:1] ; GFX6-NEXT: v_cndmask_b32_e64 v0, v1, v2, s[0:1]
; GFX6-NEXT: buffer_store_dword v0, off, s[8:11], 0 ; GFX6-NEXT: buffer_store_dword v0, off, s[8:11], 0
; GFX6-NEXT: s_endpgm ; GFX6-NEXT: s_endpgm
; ;
; GFX8-LABEL: test_udivrem: ; GFX8-LABEL: test_udivrem:
; GFX8: ; %bb.0: ; GFX8: ; %bb.0:
; GFX8-NEXT: s_load_dword s7, s[0:1], 0x98 ; GFX8-NEXT: s_load_dword s7, s[0:1], 0x98
; GFX8-NEXT: s_load_dword s6, s[0:1], 0x74 ; GFX8-NEXT: s_load_dword s6, s[0:1], 0x74
; GFX8-NEXT: s_waitcnt lgkmcnt(0) ; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_cvt_f32_u32_e32 v0, s7 ; GFX8-NEXT: v_cvt_f32_u32_e32 v0, s7
; GFX8-NEXT: s_sub_i32 s2, 0, s7
; GFX8-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GFX8-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GFX8-NEXT: v_mul_f32_e32 v0, 0x4f800000, v0 ; GFX8-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; GFX8-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GFX8-NEXT: v_cvt_u32_f32_e32 v0, v0
; GFX8-NEXT: v_mul_lo_u32 v1, v0, s7 ; GFX8-NEXT: v_mul_lo_u32 v1, s2, v0
; GFX8-NEXT: v_mul_hi_u32 v2, v0, s7
; GFX8-NEXT: v_sub_u32_e32 v3, vcc, 0, v1
; GFX8-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v2
; GFX8-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[2:3]
; GFX8-NEXT: v_mul_hi_u32 v1, v1, v0
; GFX8-NEXT: v_add_u32_e32 v2, vcc, v1, v0
; GFX8-NEXT: v_subrev_u32_e32 v0, vcc, v1, v0
; GFX8-NEXT: v_cndmask_b32_e64 v0, v0, v2, s[2:3]
; GFX8-NEXT: v_mul_hi_u32 v2, v0, s6
; GFX8-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0x24 ; GFX8-NEXT: s_load_dwordx2 s[2:3], s[0:1], 0x24
; GFX8-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x4c ; GFX8-NEXT: s_load_dwordx2 s[4:5], s[0:1], 0x4c
; GFX8-NEXT: v_mul_lo_u32 v3, v2, s7 ; GFX8-NEXT: v_mul_hi_u32 v1, v0, v1
; GFX8-NEXT: v_add_u32_e32 v0, vcc, v1, v0
; GFX8-NEXT: v_mul_hi_u32 v2, s6, v0
; GFX8-NEXT: s_waitcnt lgkmcnt(0) ; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_mov_b32_e32 v0, s2 ; GFX8-NEXT: v_mov_b32_e32 v0, s2
; GFX8-NEXT: v_mov_b32_e32 v1, s3 ; GFX8-NEXT: v_mov_b32_e32 v1, s3
; GFX8-NEXT: v_mul_lo_u32 v3, v2, s7
; GFX8-NEXT: v_add_u32_e32 v4, vcc, 1, v2 ; GFX8-NEXT: v_add_u32_e32 v4, vcc, 1, v2
; GFX8-NEXT: v_sub_u32_e32 v6, vcc, s6, v3 ; GFX8-NEXT: v_sub_u32_e32 v3, vcc, s6, v3
; GFX8-NEXT: v_cmp_ge_u32_e64 s[0:1], s6, v3 ; GFX8-NEXT: v_cmp_le_u32_e64 s[0:1], s7, v3
; GFX8-NEXT: v_add_u32_e32 v5, vcc, -1, v2 ; GFX8-NEXT: v_cndmask_b32_e64 v2, v2, v4, s[0:1]
; GFX8-NEXT: v_cmp_le_u32_e64 s[2:3], s7, v6 ; GFX8-NEXT: v_subrev_u32_e32 v4, vcc, s7, v3
; GFX8-NEXT: v_subrev_u32_e32 v3, vcc, s7, v6 ; GFX8-NEXT: v_cndmask_b32_e64 v3, v3, v4, s[0:1]
; GFX8-NEXT: v_add_u32_e32 v7, vcc, s7, v6 ; GFX8-NEXT: v_add_u32_e32 v4, vcc, 1, v2
; GFX8-NEXT: s_and_b64 vcc, s[2:3], s[0:1] ; GFX8-NEXT: v_cmp_le_u32_e64 s[0:1], s7, v3
; GFX8-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc ; GFX8-NEXT: v_cndmask_b32_e64 v2, v2, v4, s[0:1]
; GFX8-NEXT: v_cndmask_b32_e64 v2, v5, v2, s[0:1]
; GFX8-NEXT: flat_store_dword v[0:1], v2 ; GFX8-NEXT: flat_store_dword v[0:1], v2
; GFX8-NEXT: v_cndmask_b32_e32 v3, v6, v3, vcc ; GFX8-NEXT: v_subrev_u32_e32 v4, vcc, s7, v3
; GFX8-NEXT: v_mov_b32_e32 v0, s4 ; GFX8-NEXT: v_mov_b32_e32 v0, s4
; GFX8-NEXT: v_cndmask_b32_e64 v2, v7, v3, s[0:1] ; GFX8-NEXT: v_cndmask_b32_e64 v2, v3, v4, s[0:1]
; GFX8-NEXT: v_mov_b32_e32 v1, s5 ; GFX8-NEXT: v_mov_b32_e32 v1, s5
; GFX8-NEXT: flat_store_dword v[0:1], v2 ; GFX8-NEXT: flat_store_dword v[0:1], v2
; GFX8-NEXT: s_endpgm ; GFX8-NEXT: s_endpgm
%result0 = udiv i32 %x, %y %result0 = udiv i32 %x, %y
store i32 %result0, i32 addrspace(1)* %out0 store i32 %result0, i32 addrspace(1)* %out0
%result1 = urem i32 %x, %y %result1 = urem i32 %x, %y
store i32 %result1, i32 addrspace(1)* %out1 store i32 %result1, i32 addrspace(1)* %out1
ret void ret void
▲ Show 20 Lines • Show All 46 Lines • ▼ Show 20 Lines
; R600-NEXT: ADD_INT * T1.W, T0.Z, KC0[3].Y, ; R600-NEXT: ADD_INT * T1.W, T0.Z, KC0[3].Y,
; R600-NEXT: CNDE_INT T0.X, T3.W, PS, PV.W, ; R600-NEXT: CNDE_INT T0.X, T3.W, PS, PV.W,
; R600-NEXT: LSHR * T1.X, KC0[2].Y, literal.x, ; R600-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
; R600-NEXT: 2(2.802597e-45), 0(0.000000e+00) ; R600-NEXT: 2(2.802597e-45), 0(0.000000e+00)
; ;
; GFX6-LABEL: test_udivrem_v2: ; GFX6-LABEL: test_udivrem_v2:
; GFX6: ; %bb.0: ; GFX6: ; %bb.0:
; GFX6-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0xb ; GFX6-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0xb
; GFX6-NEXT: s_mov_b32 s2, 0x4f800000 ; GFX6-NEXT: s_mov_b32 s3, 0x4f7ffffe
; GFX6-NEXT: s_load_dwordx2 s[8:9], s[0:1], 0x9 ; GFX6-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GFX6-NEXT: s_mov_b32 s11, 0xf000
; GFX6-NEXT: s_mov_b32 s10, -1
; GFX6-NEXT: s_waitcnt lgkmcnt(0) ; GFX6-NEXT: s_waitcnt lgkmcnt(0)
; GFX6-NEXT: v_cvt_f32_u32_e32 v0, s6 ; GFX6-NEXT: v_cvt_f32_u32_e32 v0, s6
; GFX6-NEXT: s_sub_i32 s2, 0, s6
; GFX6-NEXT: v_cvt_f32_u32_e32 v1, s7 ; GFX6-NEXT: v_cvt_f32_u32_e32 v1, s7
; GFX6-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GFX6-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GFX6-NEXT: v_rcp_iflag_f32_e32 v1, v1 ; GFX6-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GFX6-NEXT: v_mul_f32_e32 v0, s2, v0 ; GFX6-NEXT: v_mul_f32_e32 v0, s3, v0
; GFX6-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GFX6-NEXT: v_cvt_u32_f32_e32 v0, v0
; GFX6-NEXT: v_mul_f32_e32 v1, s2, v1 ; GFX6-NEXT: v_mul_f32_e32 v1, s3, v1
; GFX6-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GFX6-NEXT: v_cvt_u32_f32_e32 v1, v1
; GFX6-NEXT: v_mul_lo_u32 v2, v0, s6 ; GFX6-NEXT: s_mov_b32 s3, 0xf000
; GFX6-NEXT: v_mul_hi_u32 v3, v0, s6 ; GFX6-NEXT: v_mul_lo_u32 v2, s2, v0
; GFX6-NEXT: v_sub_i32_e32 v4, vcc, 0, v2 ; GFX6-NEXT: s_sub_i32 s2, 0, s7
; GFX6-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v3 ; GFX6-NEXT: v_mul_hi_u32 v2, v0, v2
; GFX6-NEXT: v_cndmask_b32_e64 v2, v2, v4, s[0:1] ; GFX6-NEXT: v_add_i32_e32 v0, vcc, v2, v0
; GFX6-NEXT: v_mul_hi_u32 v2, v2, v0 ; GFX6-NEXT: v_mul_hi_u32 v0, s4, v0
; GFX6-NEXT: v_mul_lo_u32 v3, v1, s7 ; GFX6-NEXT: v_mul_lo_u32 v2, s2, v1
; GFX6-NEXT: v_add_i32_e32 v4, vcc, v2, v0 ; GFX6-NEXT: s_mov_b32 s2, -1
; GFX6-NEXT: v_subrev_i32_e32 v0, vcc, v2, v0
; GFX6-NEXT: v_mul_hi_u32 v2, v1, s7
; GFX6-NEXT: v_cndmask_b32_e64 v0, v0, v4, s[0:1]
; GFX6-NEXT: v_sub_i32_e32 v4, vcc, 0, v3
; GFX6-NEXT: v_mul_hi_u32 v0, v0, s4
; GFX6-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2
; GFX6-NEXT: v_cndmask_b32_e64 v2, v3, v4, s[0:1]
; GFX6-NEXT: v_mul_hi_u32 v2, v2, v1
; GFX6-NEXT: v_mul_lo_u32 v0, v0, s6 ; GFX6-NEXT: v_mul_lo_u32 v0, v0, s6
; GFX6-NEXT: v_add_i32_e32 v5, vcc, v2, v1 ; GFX6-NEXT: v_mul_hi_u32 v2, v1, v2
; GFX6-NEXT: v_subrev_i32_e32 v1, vcc, v2, v1 ; GFX6-NEXT: v_sub_i32_e32 v0, vcc, s4, v0
; GFX6-NEXT: v_cndmask_b32_e64 v1, v1, v5, s[0:1] ; GFX6-NEXT: v_subrev_i32_e32 v3, vcc, s6, v0
; GFX6-NEXT: v_mul_hi_u32 v1, v1, s5 ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s6, v0
; GFX6-NEXT: v_sub_i32_e32 v3, vcc, s4, v0 ; GFX6-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GFX6-NEXT: v_cmp_ge_u32_e64 s[0:1], s4, v0 ; GFX6-NEXT: v_subrev_i32_e32 v3, vcc, s6, v0
; GFX6-NEXT: v_cmp_le_u32_e64 s[2:3], s6, v3 ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s6, v0
; GFX6-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GFX6-NEXT: v_add_i32_e32 v1, vcc, v2, v1
; GFX6-NEXT: v_mul_hi_u32 v1, s5, v1
; GFX6-NEXT: v_mul_lo_u32 v1, v1, s7 ; GFX6-NEXT: v_mul_lo_u32 v1, v1, s7
; GFX6-NEXT: v_add_i32_e32 v4, vcc, s6, v3 ; GFX6-NEXT: v_sub_i32_e32 v1, vcc, s5, v1
; GFX6-NEXT: v_subrev_i32_e32 v0, vcc, s6, v3 ; GFX6-NEXT: v_subrev_i32_e32 v2, vcc, s7, v1
; GFX6-NEXT: s_and_b64 vcc, s[2:3], s[0:1] ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s7, v1
; GFX6-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GFX6-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc
; GFX6-NEXT: v_sub_i32_e32 v2, vcc, s5, v1 ; GFX6-NEXT: v_subrev_i32_e32 v2, vcc, s7, v1
; GFX6-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[0:1] ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s7, v1
; GFX6-NEXT: v_cmp_ge_u32_e64 s[2:3], s5, v1 ; GFX6-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc
; GFX6-NEXT: v_cmp_le_u32_e64 s[0:1], s7, v2 ; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
; GFX6-NEXT: v_add_i32_e32 v3, vcc, s7, v2
; GFX6-NEXT: v_subrev_i32_e32 v1, vcc, s7, v2
; GFX6-NEXT: s_and_b64 vcc, s[0:1], s[2:3]
; GFX6-NEXT: v_cndmask_b32_e32 v1, v2, v1, vcc
; GFX6-NEXT: v_cndmask_b32_e64 v1, v3, v1, s[2:3]
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[8:11], 0
; GFX6-NEXT: s_endpgm ; GFX6-NEXT: s_endpgm
; ;
; GFX8-LABEL: test_udivrem_v2: ; GFX8-LABEL: test_udivrem_v2:
; GFX8: ; %bb.0: ; GFX8: ; %bb.0:
; GFX8-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x2c ; GFX8-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x2c
; GFX8-NEXT: s_mov_b32 s2, 0x4f800000 ; GFX8-NEXT: s_mov_b32 s3, 0x4f7ffffe
; GFX8-NEXT: s_load_dwordx2 s[6:7], s[0:1], 0x24 ; GFX8-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX8-NEXT: s_waitcnt lgkmcnt(0) ; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_cvt_f32_u32_e32 v0, s10 ; GFX8-NEXT: v_cvt_f32_u32_e32 v0, s6
; GFX8-NEXT: v_cvt_f32_u32_e32 v1, s11 ; GFX8-NEXT: s_sub_i32 s2, 0, s6
; GFX8-NEXT: v_cvt_f32_u32_e32 v1, s7
; GFX8-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GFX8-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GFX8-NEXT: v_rcp_iflag_f32_e32 v1, v1 ; GFX8-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GFX8-NEXT: v_mul_f32_e32 v0, s2, v0 ; GFX8-NEXT: v_mul_f32_e32 v0, s3, v0
; GFX8-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GFX8-NEXT: v_cvt_u32_f32_e32 v0, v0
; GFX8-NEXT: v_mul_f32_e32 v1, s2, v1 ; GFX8-NEXT: v_mul_f32_e32 v1, s3, v1
; GFX8-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GFX8-NEXT: v_cvt_u32_f32_e32 v1, v1
; GFX8-NEXT: v_mul_hi_u32 v2, v0, s10 ; GFX8-NEXT: v_mul_lo_u32 v2, s2, v0
; GFX8-NEXT: v_mul_lo_u32 v3, v0, s10 ; GFX8-NEXT: s_sub_i32 s2, 0, s7
; GFX8-NEXT: v_mul_hi_u32 v4, v1, s11 ; GFX8-NEXT: v_mul_hi_u32 v2, v0, v2
; GFX8-NEXT: v_mul_lo_u32 v5, v1, s11 ; GFX8-NEXT: v_add_u32_e32 v0, vcc, v2, v0
; GFX8-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v2 ; GFX8-NEXT: v_mul_hi_u32 v0, s4, v0
; GFX8-NEXT: v_sub_u32_e32 v6, vcc, 0, v3 ; GFX8-NEXT: v_mul_lo_u32 v2, s2, v1
; GFX8-NEXT: v_cndmask_b32_e64 v2, v3, v6, s[2:3] ; GFX8-NEXT: v_mul_lo_u32 v0, v0, s6
; GFX8-NEXT: v_mul_hi_u32 v2, v2, v0 ; GFX8-NEXT: v_mul_hi_u32 v2, v1, v2
; GFX8-NEXT: v_sub_u32_e32 v3, vcc, 0, v5 ; GFX8-NEXT: v_sub_u32_e32 v0, vcc, s4, v0
; GFX8-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v4 ; GFX8-NEXT: v_subrev_u32_e32 v3, vcc, s6, v0
; GFX8-NEXT: v_add_u32_e32 v6, vcc, v2, v0 ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s6, v0
; GFX8-NEXT: v_subrev_u32_e32 v0, vcc, v2, v0 ; GFX8-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GFX8-NEXT: v_cndmask_b32_e64 v2, v5, v3, s[4:5] ; GFX8-NEXT: v_subrev_u32_e32 v3, vcc, s6, v0
; GFX8-NEXT: v_mul_hi_u32 v2, v2, v1 ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s6, v0
; GFX8-NEXT: v_cndmask_b32_e64 v0, v0, v6, s[2:3] ; GFX8-NEXT: v_cndmask_b32_e32 v0, v0, v3, vcc
; GFX8-NEXT: v_mul_hi_u32 v0, v0, s8 ; GFX8-NEXT: v_add_u32_e32 v1, vcc, v2, v1
; GFX8-NEXT: v_add_u32_e32 v3, vcc, v2, v1 ; GFX8-NEXT: v_mul_hi_u32 v1, s5, v1
; GFX8-NEXT: v_subrev_u32_e32 v1, vcc, v2, v1 ; GFX8-NEXT: v_mul_lo_u32 v1, v1, s7
; GFX8-NEXT: v_cndmask_b32_e64 v1, v1, v3, s[4:5] ; GFX8-NEXT: v_sub_u32_e32 v1, vcc, s5, v1
; GFX8-NEXT: v_mul_hi_u32 v1, v1, s9 ; GFX8-NEXT: v_subrev_u32_e32 v2, vcc, s7, v1
; GFX8-NEXT: v_mul_lo_u32 v0, v0, s10 ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s7, v1
; GFX8-NEXT: v_mul_lo_u32 v1, v1, s11 ; GFX8-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc
; GFX8-NEXT: v_sub_u32_e32 v4, vcc, s8, v0 ; GFX8-NEXT: v_subrev_u32_e32 v2, vcc, s7, v1
; GFX8-NEXT: v_cmp_ge_u32_e64 s[0:1], s8, v0 ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s7, v1
; GFX8-NEXT: v_cmp_le_u32_e64 s[2:3], s10, v4 ; GFX8-NEXT: v_cndmask_b32_e32 v1, v1, v2, vcc
; GFX8-NEXT: v_add_u32_e32 v5, vcc, s10, v4 ; GFX8-NEXT: v_mov_b32_e32 v3, s1
; GFX8-NEXT: v_subrev_u32_e32 v0, vcc, s10, v4 ; GFX8-NEXT: v_mov_b32_e32 v2, s0
; GFX8-NEXT: s_and_b64 vcc, s[2:3], s[0:1]
; GFX8-NEXT: v_cndmask_b32_e32 v0, v4, v0, vcc
; GFX8-NEXT: v_sub_u32_e32 v2, vcc, s9, v1
; GFX8-NEXT: v_cndmask_b32_e64 v0, v5, v0, s[0:1]
; GFX8-NEXT: v_cmp_ge_u32_e64 s[2:3], s9, v1
; GFX8-NEXT: v_cmp_le_u32_e64 s[0:1], s11, v2
; GFX8-NEXT: v_add_u32_e32 v3, vcc, s11, v2
; GFX8-NEXT: v_subrev_u32_e32 v1, vcc, s11, v2
; GFX8-NEXT: s_and_b64 vcc, s[0:1], s[2:3]
; GFX8-NEXT: v_cndmask_b32_e32 v1, v2, v1, vcc
; GFX8-NEXT: v_cndmask_b32_e64 v1, v3, v1, s[2:3]
; GFX8-NEXT: v_mov_b32_e32 v2, s6
; GFX8-NEXT: v_mov_b32_e32 v3, s7
; GFX8-NEXT: flat_store_dwordx2 v[2:3], v[0:1] ; GFX8-NEXT: flat_store_dwordx2 v[2:3], v[0:1]
; GFX8-NEXT: s_endpgm ; GFX8-NEXT: s_endpgm
%result0 = udiv <2 x i32> %x, %y %result0 = udiv <2 x i32> %x, %y
store <2 x i32> %result0, <2 x i32> addrspace(1)* %out store <2 x i32> %result0, <2 x i32> addrspace(1)* %out
%result1 = urem <2 x i32> %x, %y %result1 = urem <2 x i32> %x, %y
store <2 x i32> %result1, <2 x i32> addrspace(1)* %out store <2 x i32> %result1, <2 x i32> addrspace(1)* %out
ret void ret void
} }
▲ Show 20 Lines • Show All 82 Lines • ▼ Show 20 Lines
; R600-NEXT: CNDE_INT T1.W, PV.X, T4.X, PV.Y, ; R600-NEXT: CNDE_INT T1.W, PV.X, T4.X, PV.Y,
; R600-NEXT: ADD_INT * T3.W, T4.X, KC0[4].Y, ; R600-NEXT: ADD_INT * T3.W, T4.X, KC0[4].Y,
; R600-NEXT: CNDE_INT T0.X, T2.W, PS, PV.W, ; R600-NEXT: CNDE_INT T0.X, T2.W, PS, PV.W,
; R600-NEXT: LSHR * T1.X, KC0[2].Y, literal.x, ; R600-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
; R600-NEXT: 2(2.802597e-45), 0(0.000000e+00) ; R600-NEXT: 2(2.802597e-45), 0(0.000000e+00)
; ;
; GFX6-LABEL: test_udivrem_v4: ; GFX6-LABEL: test_udivrem_v4:
; GFX6: ; %bb.0: ; GFX6: ; %bb.0:
; GFX6-NEXT: s_load_dwordx8 s[8:15], s[0:1], 0xd ; GFX6-NEXT: s_load_dwordx8 s[4:11], s[0:1], 0xd
; GFX6-NEXT: s_mov_b32 s6, 0x4f800000 ; GFX6-NEXT: s_mov_b32 s12, 0x4f7ffffe
; GFX6-NEXT: s_load_dwordx2 s[16:17], s[0:1], 0x9 ; GFX6-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x9
; GFX6-NEXT: s_mov_b32 s19, 0xf000
; GFX6-NEXT: s_mov_b32 s18, -1
; GFX6-NEXT: s_waitcnt lgkmcnt(0) ; GFX6-NEXT: s_waitcnt lgkmcnt(0)
; GFX6-NEXT: v_cvt_f32_u32_e32 v0, s12 ; GFX6-NEXT: v_cvt_f32_u32_e32 v0, s8
; GFX6-NEXT: v_cvt_f32_u32_e32 v1, s13 ; GFX6-NEXT: s_sub_i32 s2, 0, s8
; GFX6-NEXT: v_cvt_f32_u32_e32 v7, s15 ; GFX6-NEXT: v_cvt_f32_u32_e32 v1, s9
; GFX6-NEXT: v_cvt_f32_u32_e32 v4, s11
; GFX6-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GFX6-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GFX6-NEXT: s_sub_i32 s3, 0, s9
; GFX6-NEXT: v_rcp_iflag_f32_e32 v1, v1 ; GFX6-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GFX6-NEXT: v_mul_f32_e32 v0, s6, v0 ; GFX6-NEXT: v_cvt_f32_u32_e32 v2, s10
; GFX6-NEXT: v_mul_f32_e32 v0, s12, v0
; GFX6-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GFX6-NEXT: v_cvt_u32_f32_e32 v0, v0
; GFX6-NEXT: v_mul_f32_e32 v1, s6, v1 ; GFX6-NEXT: v_mul_f32_e32 v1, s12, v1
; GFX6-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GFX6-NEXT: v_cvt_u32_f32_e32 v1, v1
; GFX6-NEXT: v_mul_lo_u32 v2, v0, s12
; GFX6-NEXT: v_mul_hi_u32 v3, v0, s12
; GFX6-NEXT: v_sub_i32_e32 v4, vcc, 0, v2
; GFX6-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v3
; GFX6-NEXT: v_cndmask_b32_e64 v2, v2, v4, s[0:1]
; GFX6-NEXT: v_mul_hi_u32 v2, v2, v0
; GFX6-NEXT: v_mul_lo_u32 v3, v1, s13
; GFX6-NEXT: v_add_i32_e32 v4, vcc, v2, v0
; GFX6-NEXT: v_subrev_i32_e32 v0, vcc, v2, v0
; GFX6-NEXT: v_mul_hi_u32 v2, v1, s13
; GFX6-NEXT: v_cndmask_b32_e64 v0, v0, v4, s[0:1]
; GFX6-NEXT: v_sub_i32_e32 v4, vcc, 0, v3
; GFX6-NEXT: v_mul_hi_u32 v0, v0, s8
; GFX6-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2
; GFX6-NEXT: v_cndmask_b32_e64 v2, v3, v4, s[0:1]
; GFX6-NEXT: v_mul_hi_u32 v2, v2, v1
; GFX6-NEXT: v_mul_lo_u32 v0, v0, s12
; GFX6-NEXT: v_add_i32_e32 v5, vcc, v2, v1
; GFX6-NEXT: v_subrev_i32_e32 v1, vcc, v2, v1
; GFX6-NEXT: v_cvt_f32_u32_e32 v2, s14
; GFX6-NEXT: v_cndmask_b32_e64 v1, v1, v5, s[0:1]
; GFX6-NEXT: v_mul_hi_u32 v1, v1, s9
; GFX6-NEXT: v_sub_i32_e32 v3, vcc, s8, v0
; GFX6-NEXT: v_rcp_iflag_f32_e32 v2, v2 ; GFX6-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GFX6-NEXT: v_cmp_ge_u32_e64 s[4:5], s8, v0 ; GFX6-NEXT: v_mul_lo_u32 v3, s2, v0
; GFX6-NEXT: v_mul_lo_u32 v1, v1, s13 ; GFX6-NEXT: s_sub_i32 s2, 0, s10
; GFX6-NEXT: v_cmp_le_u32_e64 s[2:3], s12, v3 ; GFX6-NEXT: v_mul_f32_e32 v2, s12, v2
; GFX6-NEXT: v_mul_f32_e32 v2, s6, v2 ; GFX6-NEXT: v_mul_hi_u32 v3, v0, v3
; GFX6-NEXT: v_cvt_u32_f32_e32 v2, v2 ; GFX6-NEXT: v_cvt_u32_f32_e32 v2, v2
; GFX6-NEXT: v_add_i32_e32 v4, vcc, s12, v3 ; GFX6-NEXT: v_add_i32_e32 v0, vcc, v3, v0
; GFX6-NEXT: v_subrev_i32_e32 v0, vcc, s12, v3 ; GFX6-NEXT: v_mul_hi_u32 v0, s4, v0
; GFX6-NEXT: s_and_b64 vcc, s[2:3], s[4:5] ; GFX6-NEXT: v_rcp_iflag_f32_e32 v3, v4
; GFX6-NEXT: v_mul_lo_u32 v5, v2, s14 ; GFX6-NEXT: v_mul_lo_u32 v4, s3, v1
; GFX6-NEXT: v_mul_hi_u32 v6, v2, s14 ; GFX6-NEXT: s_mov_b32 s3, 0xf000
; GFX6-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GFX6-NEXT: v_mul_lo_u32 v0, v0, s8
; GFX6-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[4:5] ; GFX6-NEXT: v_mul_f32_e32 v3, s12, v3
; GFX6-NEXT: v_sub_i32_e32 v3, vcc, s9, v1 ; GFX6-NEXT: v_mul_hi_u32 v4, v1, v4
; GFX6-NEXT: v_cmp_ge_u32_e64 s[2:3], s9, v1 ; GFX6-NEXT: v_cvt_u32_f32_e32 v3, v3
; GFX6-NEXT: v_sub_i32_e32 v1, vcc, 0, v5 ; GFX6-NEXT: v_sub_i32_e32 v0, vcc, s4, v0
; GFX6-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v6 ; GFX6-NEXT: v_subrev_i32_e32 v5, vcc, s8, v0
; GFX6-NEXT: v_cndmask_b32_e64 v1, v5, v1, s[4:5] ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s8, v0
; GFX6-NEXT: v_mul_hi_u32 v1, v1, v2 ; GFX6-NEXT: v_cndmask_b32_e32 v0, v0, v5, vcc
; GFX6-NEXT: v_cmp_le_u32_e64 s[0:1], s13, v3 ; GFX6-NEXT: v_subrev_i32_e32 v5, vcc, s8, v0
; GFX6-NEXT: v_add_i32_e32 v4, vcc, s13, v3 ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s8, v0
; GFX6-NEXT: v_subrev_i32_e32 v5, vcc, s13, v3 ; GFX6-NEXT: v_cndmask_b32_e32 v0, v0, v5, vcc
; GFX6-NEXT: v_add_i32_e32 v6, vcc, v1, v2 ; GFX6-NEXT: v_add_i32_e32 v1, vcc, v4, v1
; GFX6-NEXT: v_subrev_i32_e32 v1, vcc, v1, v2 ; GFX6-NEXT: v_mul_hi_u32 v1, s5, v1
; GFX6-NEXT: v_cndmask_b32_e64 v1, v1, v6, s[4:5] ; GFX6-NEXT: v_mul_lo_u32 v4, s2, v2
; GFX6-NEXT: v_mul_hi_u32 v1, v1, s10 ; GFX6-NEXT: s_sub_i32 s2, 0, s11
; GFX6-NEXT: v_rcp_iflag_f32_e32 v2, v7 ; GFX6-NEXT: v_mul_lo_u32 v1, v1, s9
; GFX6-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GFX6-NEXT: v_mul_hi_u32 v4, v2, v4
; GFX6-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc ; GFX6-NEXT: v_sub_i32_e32 v1, vcc, s5, v1
; GFX6-NEXT: v_mul_lo_u32 v5, v1, s14 ; GFX6-NEXT: v_subrev_i32_e32 v5, vcc, s9, v1
; GFX6-NEXT: v_mul_f32_e32 v1, s6, v2 ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s9, v1
; GFX6-NEXT: v_cvt_u32_f32_e32 v2, v1 ; GFX6-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; GFX6-NEXT: v_cndmask_b32_e64 v1, v4, v3, s[2:3] ; GFX6-NEXT: v_subrev_i32_e32 v5, vcc, s9, v1
; GFX6-NEXT: v_sub_i32_e32 v3, vcc, s10, v5 ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s9, v1
; GFX6-NEXT: v_cmp_le_u32_e64 s[0:1], s14, v3 ; GFX6-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; GFX6-NEXT: v_mul_lo_u32 v4, v2, s15 ; GFX6-NEXT: v_add_i32_e32 v2, vcc, v4, v2
; GFX6-NEXT: v_mul_hi_u32 v6, v2, s15 ; GFX6-NEXT: v_mul_hi_u32 v2, s6, v2
; GFX6-NEXT: v_sub_i32_e32 v7, vcc, 0, v4 ; GFX6-NEXT: v_mul_lo_u32 v4, s2, v3
; GFX6-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v6 ; GFX6-NEXT: s_mov_b32 s2, -1
; GFX6-NEXT: v_cndmask_b32_e64 v4, v4, v7, s[2:3] ; GFX6-NEXT: v_mul_lo_u32 v2, v2, s10
; GFX6-NEXT: v_mul_hi_u32 v4, v4, v2 ; GFX6-NEXT: v_mul_hi_u32 v4, v3, v4
; GFX6-NEXT: v_add_i32_e32 v6, vcc, s14, v3 ; GFX6-NEXT: v_sub_i32_e32 v2, vcc, s6, v2
; GFX6-NEXT: v_add_i32_e32 v7, vcc, v4, v2 ; GFX6-NEXT: v_subrev_i32_e32 v5, vcc, s10, v2
; GFX6-NEXT: v_subrev_i32_e32 v2, vcc, v4, v2 ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s10, v2
; GFX6-NEXT: v_cndmask_b32_e64 v2, v2, v7, s[2:3] ; GFX6-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; GFX6-NEXT: v_mul_hi_u32 v2, v2, s11 ; GFX6-NEXT: v_subrev_i32_e32 v5, vcc, s10, v2
; GFX6-NEXT: v_cmp_ge_u32_e64 s[2:3], s10, v5 ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s10, v2
; GFX6-NEXT: v_subrev_i32_e32 v4, vcc, s14, v3 ; GFX6-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; GFX6-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GFX6-NEXT: v_add_i32_e32 v3, vcc, v4, v3
; GFX6-NEXT: v_mul_lo_u32 v5, v2, s15 ; GFX6-NEXT: v_mul_hi_u32 v3, s7, v3
; GFX6-NEXT: v_cndmask_b32_e32 v2, v3, v4, vcc ; GFX6-NEXT: v_mul_lo_u32 v3, v3, s11
; GFX6-NEXT: v_cndmask_b32_e64 v2, v6, v2, s[2:3] ; GFX6-NEXT: v_sub_i32_e32 v3, vcc, s7, v3
; GFX6-NEXT: v_sub_i32_e32 v3, vcc, s11, v5 ; GFX6-NEXT: v_subrev_i32_e32 v4, vcc, s11, v3
; GFX6-NEXT: v_cmp_ge_u32_e64 s[2:3], s11, v5 ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s11, v3
; GFX6-NEXT: v_cmp_le_u32_e64 s[0:1], s15, v3 ; GFX6-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GFX6-NEXT: v_add_i32_e32 v4, vcc, s15, v3 ; GFX6-NEXT: v_subrev_i32_e32 v4, vcc, s11, v3
; GFX6-NEXT: v_subrev_i32_e32 v5, vcc, s15, v3 ; GFX6-NEXT: v_cmp_le_u32_e32 vcc, s11, v3
; GFX6-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GFX6-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GFX6-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc ; GFX6-NEXT: buffer_store_dwordx4 v[0:3], off, s[0:3], 0
; GFX6-NEXT: v_cndmask_b32_e64 v3, v4, v3, s[2:3]
; GFX6-NEXT: buffer_store_dwordx4 v[0:3], off, s[16:19], 0
; GFX6-NEXT: s_endpgm ; GFX6-NEXT: s_endpgm
; ;
; GFX8-LABEL: test_udivrem_v4: ; GFX8-LABEL: test_udivrem_v4:
; GFX8: ; %bb.0: ; GFX8: ; %bb.0:
; GFX8-NEXT: s_load_dwordx8 s[8:15], s[0:1], 0x34 ; GFX8-NEXT: s_load_dwordx8 s[4:11], s[0:1], 0x34
; GFX8-NEXT: s_mov_b32 s16, 0x4f800000 ; GFX8-NEXT: s_mov_b32 s12, 0x4f7ffffe
; GFX8-NEXT: s_load_dwordx2 s[6:7], s[0:1], 0x24 ; GFX8-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX8-NEXT: s_waitcnt lgkmcnt(0) ; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_cvt_f32_u32_e32 v0, s12 ; GFX8-NEXT: v_cvt_f32_u32_e32 v0, s8
; GFX8-NEXT: v_cvt_f32_u32_e32 v1, s13 ; GFX8-NEXT: s_sub_i32 s2, 0, s8
; GFX8-NEXT: v_cvt_f32_u32_e32 v7, s15 ; GFX8-NEXT: v_cvt_f32_u32_e32 v1, s9
; GFX8-NEXT: v_cvt_f32_u32_e32 v4, s11
; GFX8-NEXT: v_rcp_iflag_f32_e32 v0, v0 ; GFX8-NEXT: v_rcp_iflag_f32_e32 v0, v0
; GFX8-NEXT: s_sub_i32 s3, 0, s9
; GFX8-NEXT: v_rcp_iflag_f32_e32 v1, v1 ; GFX8-NEXT: v_rcp_iflag_f32_e32 v1, v1
; GFX8-NEXT: v_mul_f32_e32 v0, s16, v0 ; GFX8-NEXT: v_cvt_f32_u32_e32 v2, s10
; GFX8-NEXT: v_mul_f32_e32 v0, s12, v0
; GFX8-NEXT: v_cvt_u32_f32_e32 v0, v0 ; GFX8-NEXT: v_cvt_u32_f32_e32 v0, v0
; GFX8-NEXT: v_mul_f32_e32 v1, s16, v1 ; GFX8-NEXT: v_mul_f32_e32 v1, s12, v1
; GFX8-NEXT: v_cvt_u32_f32_e32 v1, v1 ; GFX8-NEXT: v_cvt_u32_f32_e32 v1, v1
; GFX8-NEXT: v_mul_lo_u32 v2, v0, s12
; GFX8-NEXT: v_mul_hi_u32 v3, v0, s12
; GFX8-NEXT: v_sub_u32_e32 v4, vcc, 0, v2
; GFX8-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v3
; GFX8-NEXT: v_cndmask_b32_e64 v2, v2, v4, s[2:3]
; GFX8-NEXT: v_mul_hi_u32 v2, v2, v0
; GFX8-NEXT: v_mul_lo_u32 v3, v1, s13
; GFX8-NEXT: v_add_u32_e32 v4, vcc, v2, v0
; GFX8-NEXT: v_subrev_u32_e32 v0, vcc, v2, v0
; GFX8-NEXT: v_mul_hi_u32 v2, v1, s13
; GFX8-NEXT: v_cndmask_b32_e64 v0, v0, v4, s[2:3]
; GFX8-NEXT: v_sub_u32_e32 v4, vcc, 0, v3
; GFX8-NEXT: v_mul_hi_u32 v0, v0, s8
; GFX8-NEXT: v_cmp_eq_u32_e64 s[0:1], 0, v2
; GFX8-NEXT: v_cndmask_b32_e64 v2, v3, v4, s[0:1]
; GFX8-NEXT: v_mul_hi_u32 v2, v2, v1
; GFX8-NEXT: v_mul_lo_u32 v0, v0, s12
; GFX8-NEXT: v_add_u32_e32 v5, vcc, v2, v1
; GFX8-NEXT: v_subrev_u32_e32 v1, vcc, v2, v1
; GFX8-NEXT: v_cvt_f32_u32_e32 v2, s14
; GFX8-NEXT: v_cndmask_b32_e64 v1, v1, v5, s[0:1]
; GFX8-NEXT: v_mul_hi_u32 v1, v1, s9
; GFX8-NEXT: v_sub_u32_e32 v3, vcc, s8, v0
; GFX8-NEXT: v_rcp_iflag_f32_e32 v2, v2 ; GFX8-NEXT: v_rcp_iflag_f32_e32 v2, v2
; GFX8-NEXT: v_cmp_ge_u32_e64 s[4:5], s8, v0 ; GFX8-NEXT: v_mul_lo_u32 v3, s2, v0
; GFX8-NEXT: v_mul_lo_u32 v1, v1, s13 ; GFX8-NEXT: s_sub_i32 s2, 0, s10
; GFX8-NEXT: v_cmp_le_u32_e64 s[2:3], s12, v3 ; GFX8-NEXT: v_mul_f32_e32 v2, s12, v2
; GFX8-NEXT: v_mul_f32_e32 v2, s16, v2 ; GFX8-NEXT: v_mul_hi_u32 v3, v0, v3
; GFX8-NEXT: v_cvt_u32_f32_e32 v2, v2 ; GFX8-NEXT: v_cvt_u32_f32_e32 v2, v2
; GFX8-NEXT: v_add_u32_e32 v4, vcc, s12, v3 ; GFX8-NEXT: v_add_u32_e32 v0, vcc, v3, v0
; GFX8-NEXT: v_subrev_u32_e32 v0, vcc, s12, v3 ; GFX8-NEXT: v_mul_hi_u32 v0, s4, v0
; GFX8-NEXT: s_and_b64 vcc, s[2:3], s[4:5] ; GFX8-NEXT: v_rcp_iflag_f32_e32 v3, v4
; GFX8-NEXT: v_mul_lo_u32 v5, v2, s14 ; GFX8-NEXT: v_mul_lo_u32 v4, s3, v1
; GFX8-NEXT: v_mul_hi_u32 v6, v2, s14 ; GFX8-NEXT: v_mul_lo_u32 v0, v0, s8
; GFX8-NEXT: v_cndmask_b32_e32 v0, v3, v0, vcc ; GFX8-NEXT: v_mul_f32_e32 v3, s12, v3
; GFX8-NEXT: v_cndmask_b32_e64 v0, v4, v0, s[4:5] ; GFX8-NEXT: v_mul_hi_u32 v4, v1, v4
; GFX8-NEXT: v_sub_u32_e32 v3, vcc, s9, v1 ; GFX8-NEXT: v_cvt_u32_f32_e32 v3, v3
; GFX8-NEXT: v_cmp_ge_u32_e64 s[2:3], s9, v1 ; GFX8-NEXT: v_sub_u32_e32 v0, vcc, s4, v0
; GFX8-NEXT: v_sub_u32_e32 v1, vcc, 0, v5 ; GFX8-NEXT: v_subrev_u32_e32 v5, vcc, s8, v0
; GFX8-NEXT: v_cmp_eq_u32_e64 s[4:5], 0, v6 ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s8, v0
; GFX8-NEXT: v_cndmask_b32_e64 v1, v5, v1, s[4:5] ; GFX8-NEXT: v_cndmask_b32_e32 v0, v0, v5, vcc
; GFX8-NEXT: v_mul_hi_u32 v1, v1, v2 ; GFX8-NEXT: v_subrev_u32_e32 v5, vcc, s8, v0
; GFX8-NEXT: v_cmp_le_u32_e64 s[0:1], s13, v3 ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s8, v0
; GFX8-NEXT: v_add_u32_e32 v4, vcc, s13, v3 ; GFX8-NEXT: v_cndmask_b32_e32 v0, v0, v5, vcc
; GFX8-NEXT: v_subrev_u32_e32 v5, vcc, s13, v3 ; GFX8-NEXT: v_add_u32_e32 v1, vcc, v4, v1
; GFX8-NEXT: v_add_u32_e32 v6, vcc, v1, v2 ; GFX8-NEXT: v_mul_hi_u32 v1, s5, v1
; GFX8-NEXT: v_subrev_u32_e32 v1, vcc, v1, v2 ; GFX8-NEXT: v_mul_lo_u32 v4, s2, v2
; GFX8-NEXT: v_cndmask_b32_e64 v1, v1, v6, s[4:5] ; GFX8-NEXT: s_sub_i32 s2, 0, s11
; GFX8-NEXT: v_mul_hi_u32 v1, v1, s10 ; GFX8-NEXT: v_mul_lo_u32 v1, v1, s9
; GFX8-NEXT: v_rcp_iflag_f32_e32 v2, v7 ; GFX8-NEXT: v_mul_hi_u32 v4, v2, v4
; GFX8-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GFX8-NEXT: v_sub_u32_e32 v1, vcc, s5, v1
; GFX8-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc ; GFX8-NEXT: v_subrev_u32_e32 v5, vcc, s9, v1
; GFX8-NEXT: v_mul_lo_u32 v5, v1, s14 ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s9, v1
; GFX8-NEXT: v_mul_f32_e32 v1, s16, v2 ; GFX8-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; GFX8-NEXT: v_cvt_u32_f32_e32 v2, v1 ; GFX8-NEXT: v_subrev_u32_e32 v5, vcc, s9, v1
; GFX8-NEXT: v_cndmask_b32_e64 v1, v4, v3, s[2:3] ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s9, v1
; GFX8-NEXT: v_sub_u32_e32 v3, vcc, s10, v5 ; GFX8-NEXT: v_cndmask_b32_e32 v1, v1, v5, vcc
; GFX8-NEXT: v_cmp_le_u32_e64 s[0:1], s14, v3 ; GFX8-NEXT: v_add_u32_e32 v2, vcc, v4, v2
; GFX8-NEXT: v_mul_lo_u32 v4, v2, s15 ; GFX8-NEXT: v_mul_hi_u32 v2, s6, v2
; GFX8-NEXT: v_mul_hi_u32 v6, v2, s15 ; GFX8-NEXT: v_mul_lo_u32 v4, s2, v3
; GFX8-NEXT: v_sub_u32_e32 v7, vcc, 0, v4 ; GFX8-NEXT: v_mul_lo_u32 v2, v2, s10
; GFX8-NEXT: v_cmp_eq_u32_e64 s[2:3], 0, v6 ; GFX8-NEXT: v_mul_hi_u32 v4, v3, v4
; GFX8-NEXT: v_cndmask_b32_e64 v4, v4, v7, s[2:3] ; GFX8-NEXT: v_sub_u32_e32 v2, vcc, s6, v2
; GFX8-NEXT: v_mul_hi_u32 v4, v4, v2 ; GFX8-NEXT: v_subrev_u32_e32 v5, vcc, s10, v2
; GFX8-NEXT: v_add_u32_e32 v6, vcc, s14, v3 ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s10, v2
; GFX8-NEXT: v_add_u32_e32 v7, vcc, v4, v2 ; GFX8-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; GFX8-NEXT: v_subrev_u32_e32 v2, vcc, v4, v2 ; GFX8-NEXT: v_subrev_u32_e32 v5, vcc, s10, v2
; GFX8-NEXT: v_cndmask_b32_e64 v2, v2, v7, s[2:3] ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s10, v2
; GFX8-NEXT: v_mul_hi_u32 v2, v2, s11 ; GFX8-NEXT: v_cndmask_b32_e32 v2, v2, v5, vcc
; GFX8-NEXT: v_cmp_ge_u32_e64 s[2:3], s10, v5 ; GFX8-NEXT: v_add_u32_e32 v3, vcc, v4, v3
; GFX8-NEXT: v_subrev_u32_e32 v4, vcc, s14, v3 ; GFX8-NEXT: v_mul_hi_u32 v3, s7, v3
; GFX8-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GFX8-NEXT: v_mul_lo_u32 v3, v3, s11
; GFX8-NEXT: v_mul_lo_u32 v5, v2, s15 ; GFX8-NEXT: v_sub_u32_e32 v3, vcc, s7, v3
; GFX8-NEXT: v_cndmask_b32_e32 v2, v3, v4, vcc ; GFX8-NEXT: v_subrev_u32_e32 v4, vcc, s11, v3
; GFX8-NEXT: v_cndmask_b32_e64 v2, v6, v2, s[2:3] ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s11, v3
; GFX8-NEXT: v_sub_u32_e32 v3, vcc, s11, v5 ; GFX8-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GFX8-NEXT: v_cmp_ge_u32_e64 s[2:3], s11, v5 ; GFX8-NEXT: v_subrev_u32_e32 v4, vcc, s11, v3
; GFX8-NEXT: v_cmp_le_u32_e64 s[0:1], s15, v3 ; GFX8-NEXT: v_cmp_le_u32_e32 vcc, s11, v3
; GFX8-NEXT: v_add_u32_e32 v4, vcc, s15, v3 ; GFX8-NEXT: v_cndmask_b32_e32 v3, v3, v4, vcc
; GFX8-NEXT: v_subrev_u32_e32 v5, vcc, s15, v3 ; GFX8-NEXT: v_mov_b32_e32 v5, s1
; GFX8-NEXT: s_and_b64 vcc, s[0:1], s[2:3] ; GFX8-NEXT: v_mov_b32_e32 v4, s0
; GFX8-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
; GFX8-NEXT: v_cndmask_b32_e64 v3, v4, v3, s[2:3]
; GFX8-NEXT: v_mov_b32_e32 v4, s6
; GFX8-NEXT: v_mov_b32_e32 v5, s7
; GFX8-NEXT: flat_store_dwordx4 v[4:5], v[0:3] ; GFX8-NEXT: flat_store_dwordx4 v[4:5], v[0:3]
; GFX8-NEXT: s_endpgm ; GFX8-NEXT: s_endpgm
%result0 = udiv <4 x i32> %x, %y %result0 = udiv <4 x i32> %x, %y
store <4 x i32> %result0, <4 x i32> addrspace(1)* %out store <4 x i32> %result0, <4 x i32> addrspace(1)* %out
%result1 = urem <4 x i32> %x, %y %result1 = urem <4 x i32> %x, %y
store <4 x i32> %result1, <4 x i32> addrspace(1)* %out store <4 x i32> %result1, <4 x i32> addrspace(1)* %out
ret void ret void
} }
llvm/test/CodeGen/AMDGPU/amdgpu-codegenprepare-fold-binop-select.ll