This is an archive of the discontinued LLVM Phabricator instance.

Differential D81659

[AMDGPU] Removed s_mov_regrd and mov_fed opcodes
ClosedPublic

Authored by dp on Jun 11 2020, 7:43 AM.

Details

Reviewers
arsenm
rampitec
Commits
rG2e87acac9b88: [AMDGPU] Removed s_mov_regrd and mov_fed opcodes
Summary

Documentation will be updated by a separate change.

Diff Detail

Event Timeline

dp created this revision.Jun 11 2020, 7:43 AM
Herald added a project: Restricted Project. · View Herald TranscriptJun 11 2020, 7:43 AM
Herald added subscribers: llvm-commits, kerbowa, hiraditya and 8 others. · View Herald Transcript
dp added a comment.Jul 13 2020, 11:43 AM

Ping. Is this change needed? If you are unsure we can content ourselves with removing these opcodes from assembler documentation.

Herald added a subscriber: ormris. · View Herald TranscriptJul 13 2020, 11:43 AM
dp abandoned this revision.Jul 14 2020, 3:19 AM
dp reclaimed this revision.Jul 14 2020, 12:02 PM
rampitec accepted this revision.Jul 14 2020, 12:32 PM

LGTM

This revision is now accepted and ready to land.Jul 14 2020, 12:32 PM
Closed by commit rG2e87acac9b88: [AMDGPU] Removed s_mov_regrd and mov_fed opcodes (authored by dp). · Explain WhyJul 17 2020, 9:53 AM
This revision was automatically updated to reflect the committed changes.

Revision Contents

PathSize
llvm/
lib/
Target/
AMDGPU/
4 lines
1 line
33 lines
6 lines
4 lines
test/
CodeGen/
AMDGPU/
106 lines
MC/
AMDGPU/
312 lines
6 lines
3 lines
231 lines
375 lines
354 lines
6 lines
3 lines
4 lines
Disassembler/
AMDGPU/
297 lines
6 lines
360 lines
339 lines

Diff 278822

llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h

Show First 20 Lines • Show All 1,035 Lines • ▼ Show 20 Lines bool has12DWordStoreHazard() const {
return getGeneration() != AMDGPUSubtarget::SOUTHERN_ISLANDS; return getGeneration() != AMDGPUSubtarget::SOUTHERN_ISLANDS;
} }
// \returns true if the subtarget supports DWORDX3 load/store instructions. // \returns true if the subtarget supports DWORDX3 load/store instructions.
bool hasDwordx3LoadStores() const { bool hasDwordx3LoadStores() const {
return CIInsts; return CIInsts;
} }
bool hasSMovFedHazard() const {
return getGeneration() == AMDGPUSubtarget::GFX9;
}
bool hasReadM0MovRelInterpHazard() const { bool hasReadM0MovRelInterpHazard() const {
return getGeneration() == AMDGPUSubtarget::GFX9; return getGeneration() == AMDGPUSubtarget::GFX9;
} }
bool hasReadM0SendMsgHazard() const { bool hasReadM0SendMsgHazard() const {
return getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS && return getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS &&
getGeneration() <= AMDGPUSubtarget::GFX9; getGeneration() <= AMDGPUSubtarget::GFX9;
} }
▲ Show 20 Lines • Show All 333 Lines • Show Last 20 Lines

llvm/lib/Target/AMDGPU/GCNHazardRecognizer.h

Show First 20 Lines • Show All 77 Lines • ▼ Show 20 Linesprivate:
int checkGetRegHazards(MachineInstr *GetRegInstr); int checkGetRegHazards(MachineInstr *GetRegInstr);
int checkSetRegHazards(MachineInstr *SetRegInstr); int checkSetRegHazards(MachineInstr *SetRegInstr);
int createsVALUHazard(const MachineInstr &MI); int createsVALUHazard(const MachineInstr &MI);
int checkVALUHazards(MachineInstr *VALU); int checkVALUHazards(MachineInstr *VALU);
int checkVALUHazardsHelper(const MachineOperand &Def, const MachineRegisterInfo &MRI); int checkVALUHazardsHelper(const MachineOperand &Def, const MachineRegisterInfo &MRI);
int checkRWLaneHazards(MachineInstr *RWLane); int checkRWLaneHazards(MachineInstr *RWLane);
int checkRFEHazards(MachineInstr *RFE); int checkRFEHazards(MachineInstr *RFE);
int checkInlineAsmHazards(MachineInstr *IA); int checkInlineAsmHazards(MachineInstr *IA);
int checkAnyInstHazards(MachineInstr *MI);
int checkReadM0Hazards(MachineInstr *SMovRel); int checkReadM0Hazards(MachineInstr *SMovRel);
int checkNSAtoVMEMHazard(MachineInstr *MI); int checkNSAtoVMEMHazard(MachineInstr *MI);
int checkFPAtomicToDenormModeHazard(MachineInstr *MI); int checkFPAtomicToDenormModeHazard(MachineInstr *MI);
void fixHazards(MachineInstr *MI); void fixHazards(MachineInstr *MI);
bool fixVcmpxPermlaneHazards(MachineInstr *MI); bool fixVcmpxPermlaneHazards(MachineInstr *MI);
bool fixVMEMtoScalarWriteHazards(MachineInstr *MI); bool fixVMEMtoScalarWriteHazards(MachineInstr *MI);
bool fixSMEMtoVectorWriteHazards(MachineInstr *MI); bool fixSMEMtoVectorWriteHazards(MachineInstr *MI);
bool fixVcmpxExecWARHazard(MachineInstr *MI); bool fixVcmpxExecWARHazard(MachineInstr *MI);
Show All 22 Lines

llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp

Show First 20 Lines • Show All 185 Lines • ▼ Show 20 Lines if (SIInstrInfo::isMAI(*MI) && checkMAIHazards(MI) > 0)
return NoopHazard; return NoopHazard;
if (MI->mayLoadOrStore() && checkMAILdStHazards(MI) > 0) if (MI->mayLoadOrStore() && checkMAILdStHazards(MI) > 0)
return NoopHazard; return NoopHazard;
if (MI->isInlineAsm() && checkInlineAsmHazards(MI) > 0) if (MI->isInlineAsm() && checkInlineAsmHazards(MI) > 0)
return NoopHazard; return NoopHazard;
if (checkAnyInstHazards(MI) > 0)
return NoopHazard;
return NoHazard; return NoHazard;
} }
static void insertNoopInBundle(MachineInstr *MI, const SIInstrInfo &TII) { static void insertNoopInBundle(MachineInstr *MI, const SIInstrInfo &TII) {
BuildMI(*MI->getParent(), MI, MI->getDebugLoc(), TII.get(AMDGPU::S_NOP)) BuildMI(*MI->getParent(), MI, MI->getDebugLoc(), TII.get(AMDGPU::S_NOP))
.addImm(0); .addImm(0);
} }
Show All 31 Linesunsigned GCNHazardRecognizer::PreEmitNoops(MachineInstr *MI) {
CurrCycleInstr = nullptr; CurrCycleInstr = nullptr;
return W; return W;
} }
unsigned GCNHazardRecognizer::PreEmitNoopsCommon(MachineInstr *MI) { unsigned GCNHazardRecognizer::PreEmitNoopsCommon(MachineInstr *MI) {
if (MI->isBundle()) if (MI->isBundle())
return 0; return 0;
int WaitStates = std::max(0, checkAnyInstHazards(MI)); int WaitStates = 0;
if (SIInstrInfo::isSMRD(*MI)) if (SIInstrInfo::isSMRD(*MI))
return std::max(WaitStates, checkSMRDHazards(MI)); return std::max(WaitStates, checkSMRDHazards(MI));
if (SIInstrInfo::isVMEM(*MI) || SIInstrInfo::isFLAT(*MI)) if (SIInstrInfo::isVMEM(*MI) || SIInstrInfo::isFLAT(*MI))
WaitStates = std::max(WaitStates, checkVMEMHazards(MI)); WaitStates = std::max(WaitStates, checkVMEMHazards(MI));
if (ST.hasNSAtoVMEMBug()) if (ST.hasNSAtoVMEMBug())
▲ Show 20 Lines • Show All 563 Lines • ▼ Show 20 Linesint GCNHazardRecognizer::checkRFEHazards(MachineInstr *RFE) {
auto IsHazardFn = [TII] (MachineInstr *MI) { auto IsHazardFn = [TII] (MachineInstr *MI) {
return getHWReg(TII, *MI) == AMDGPU::Hwreg::ID_TRAPSTS; return getHWReg(TII, *MI) == AMDGPU::Hwreg::ID_TRAPSTS;
}; };
int WaitStatesNeeded = getWaitStatesSinceSetReg(IsHazardFn, RFEWaitStates); int WaitStatesNeeded = getWaitStatesSinceSetReg(IsHazardFn, RFEWaitStates);
return RFEWaitStates - WaitStatesNeeded; return RFEWaitStates - WaitStatesNeeded;
} }
int GCNHazardRecognizer::checkAnyInstHazards(MachineInstr *MI) {
if (MI->isDebugInstr())
return 0;
const SIRegisterInfo *TRI = ST.getRegisterInfo();
if (!ST.hasSMovFedHazard())
return 0;
// Check for any instruction reading an SGPR after a write from
// s_mov_fed_b32.
int MovFedWaitStates = 1;
int WaitStatesNeeded = 0;
for (const MachineOperand &Use : MI->uses()) {
if (!Use.isReg() || TRI->isVGPR(MF.getRegInfo(), Use.getReg()))
continue;
auto IsHazardFn = [] (MachineInstr *MI) {
return MI->getOpcode() == AMDGPU::S_MOV_FED_B32;
};
int WaitStatesNeededForUse =
MovFedWaitStates - getWaitStatesSinceDef(Use.getReg(), IsHazardFn,
MovFedWaitStates);
WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);
}
return WaitStatesNeeded;
}
int GCNHazardRecognizer::checkReadM0Hazards(MachineInstr *MI) { int GCNHazardRecognizer::checkReadM0Hazards(MachineInstr *MI) {
const SIInstrInfo *TII = ST.getInstrInfo(); const SIInstrInfo *TII = ST.getInstrInfo();
const int SMovRelWaitStates = 1; const int SMovRelWaitStates = 1;
auto IsHazardFn = [TII] (MachineInstr *MI) { auto IsHazardFn = [TII] (MachineInstr *MI) {
return TII->isSALU(*MI); return TII->isSALU(*MI);
}; };
return SMovRelWaitStates - getWaitStatesSinceDef(AMDGPU::M0, IsHazardFn, return SMovRelWaitStates - getWaitStatesSinceDef(AMDGPU::M0, IsHazardFn,
SMovRelWaitStates); SMovRelWaitStates);
▲ Show 20 Lines • Show All 557 Lines • Show Last 20 Lines

llvm/lib/Target/AMDGPU/SOPInstructions.td

Show First 20 Lines • Show All 282 Lines • ▼ Show 20 Lines
def S_MOVRELS_B32 : SOP1_32R <"s_movrels_b32">; def S_MOVRELS_B32 : SOP1_32R <"s_movrels_b32">;
def S_MOVRELS_B64 : SOP1_64R <"s_movrels_b64">; def S_MOVRELS_B64 : SOP1_64R <"s_movrels_b64">;
def S_MOVRELD_B32 : SOP1_32_movreld <"s_movreld_b32">; def S_MOVRELD_B32 : SOP1_32_movreld <"s_movreld_b32">;
def S_MOVRELD_B64 : SOP1_64_movreld <"s_movreld_b64">; def S_MOVRELD_B64 : SOP1_64_movreld <"s_movreld_b64">;
} // End Uses = [M0] } // End Uses = [M0]
let SubtargetPredicate = isGFX6GFX7GFX8GFX9 in { let SubtargetPredicate = isGFX6GFX7GFX8GFX9 in {
def S_CBRANCH_JOIN : SOP1_0_32R <"s_cbranch_join">; def S_CBRANCH_JOIN : SOP1_0_32R <"s_cbranch_join">;
def S_MOV_REGRD_B32 : SOP1_32 <"s_mov_regrd_b32">;
} // End SubtargetPredicate = isGFX6GFX7GFX8GFX9 } // End SubtargetPredicate = isGFX6GFX7GFX8GFX9
let Defs = [SCC] in { let Defs = [SCC] in {
def S_ABS_I32 : SOP1_32 <"s_abs_i32">; def S_ABS_I32 : SOP1_32 <"s_abs_i32">;
} // End Defs = [SCC] } // End Defs = [SCC]
def S_MOV_FED_B32 : SOP1_32 <"s_mov_fed_b32">;
let SubtargetPredicate = HasVGPRIndexMode in { let SubtargetPredicate = HasVGPRIndexMode in {
def S_SET_GPR_IDX_IDX : SOP1_0_32<"s_set_gpr_idx_idx"> { def S_SET_GPR_IDX_IDX : SOP1_0_32<"s_set_gpr_idx_idx"> {
let Uses = [M0, MODE]; let Uses = [M0, MODE];
let Defs = [M0, MODE]; let Defs = [M0, MODE];
} }
} }
▲ Show 20 Lines • Show All 1,070 Lines • ▼ Show 20 Linesmulticlass SOP1_Real_gfx6_gfx7<bits<8> op> {
def _gfx6_gfx7 : SOP1_Real<op, !cast<SOP1_Pseudo>(NAME)>, def _gfx6_gfx7 : SOP1_Real<op, !cast<SOP1_Pseudo>(NAME)>,
Select_gfx6_gfx7<!cast<SOP1_Pseudo>(NAME).Mnemonic>; Select_gfx6_gfx7<!cast<SOP1_Pseudo>(NAME).Mnemonic>;
} }
multiclass SOP1_Real_gfx6_gfx7_gfx10<bits<8> op> : multiclass SOP1_Real_gfx6_gfx7_gfx10<bits<8> op> :
SOP1_Real_gfx6_gfx7<op>, SOP1_Real_gfx10<op>; SOP1_Real_gfx6_gfx7<op>, SOP1_Real_gfx10<op>;
defm S_CBRANCH_JOIN : SOP1_Real_gfx6_gfx7<0x032>; defm S_CBRANCH_JOIN : SOP1_Real_gfx6_gfx7<0x032>;
defm S_MOV_REGRD_B32 : SOP1_Real_gfx6_gfx7<0x033>;
defm S_MOV_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x003>; defm S_MOV_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x003>;
defm S_MOV_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x004>; defm S_MOV_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x004>;
defm S_CMOV_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x005>; defm S_CMOV_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x005>;
defm S_CMOV_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x006>; defm S_CMOV_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x006>;
defm S_NOT_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x007>; defm S_NOT_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x007>;
defm S_NOT_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x008>; defm S_NOT_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x008>;
defm S_WQM_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x009>; defm S_WQM_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x009>;
Show All 32 Lines
defm S_XNOR_SAVEEXEC_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x02b>; defm S_XNOR_SAVEEXEC_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x02b>;
defm S_QUADMASK_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x02c>; defm S_QUADMASK_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x02c>;
defm S_QUADMASK_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x02d>; defm S_QUADMASK_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x02d>;
defm S_MOVRELS_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x02e>; defm S_MOVRELS_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x02e>;
defm S_MOVRELS_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x02f>; defm S_MOVRELS_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x02f>;
defm S_MOVRELD_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x030>; defm S_MOVRELD_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x030>;
defm S_MOVRELD_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x031>; defm S_MOVRELD_B64 : SOP1_Real_gfx6_gfx7_gfx10<0x031>;
defm S_ABS_I32 : SOP1_Real_gfx6_gfx7_gfx10<0x034>; defm S_ABS_I32 : SOP1_Real_gfx6_gfx7_gfx10<0x034>;
defm S_MOV_FED_B32 : SOP1_Real_gfx6_gfx7_gfx10<0x035>;
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// SOP2 - GFX10. // SOP2 - GFX10.
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
multiclass SOP2_Real_gfx10<bits<7> op> { multiclass SOP2_Real_gfx10<bits<7> op> {
def _gfx10 : SOP2_Real<op, !cast<SOP2_Pseudo>(NAME)>, def _gfx10 : SOP2_Real<op, !cast<SOP2_Pseudo>(NAME)>,
Select_gfx10<!cast<SOP2_Pseudo>(NAME).Mnemonic>; Select_gfx10<!cast<SOP2_Pseudo>(NAME).Mnemonic>;
▲ Show 20 Lines • Show All 196 Lines • ▼ Show 20 Lines
def S_XNOR_SAVEEXEC_B64_vi : SOP1_Real_vi <0x27, S_XNOR_SAVEEXEC_B64>; def S_XNOR_SAVEEXEC_B64_vi : SOP1_Real_vi <0x27, S_XNOR_SAVEEXEC_B64>;
def S_QUADMASK_B32_vi : SOP1_Real_vi <0x28, S_QUADMASK_B32>; def S_QUADMASK_B32_vi : SOP1_Real_vi <0x28, S_QUADMASK_B32>;
def S_QUADMASK_B64_vi : SOP1_Real_vi <0x29, S_QUADMASK_B64>; def S_QUADMASK_B64_vi : SOP1_Real_vi <0x29, S_QUADMASK_B64>;
def S_MOVRELS_B32_vi : SOP1_Real_vi <0x2a, S_MOVRELS_B32>; def S_MOVRELS_B32_vi : SOP1_Real_vi <0x2a, S_MOVRELS_B32>;
def S_MOVRELS_B64_vi : SOP1_Real_vi <0x2b, S_MOVRELS_B64>; def S_MOVRELS_B64_vi : SOP1_Real_vi <0x2b, S_MOVRELS_B64>;
def S_MOVRELD_B32_vi : SOP1_Real_vi <0x2c, S_MOVRELD_B32>; def S_MOVRELD_B32_vi : SOP1_Real_vi <0x2c, S_MOVRELD_B32>;
def S_MOVRELD_B64_vi : SOP1_Real_vi <0x2d, S_MOVRELD_B64>; def S_MOVRELD_B64_vi : SOP1_Real_vi <0x2d, S_MOVRELD_B64>;
def S_CBRANCH_JOIN_vi : SOP1_Real_vi <0x2e, S_CBRANCH_JOIN>; def S_CBRANCH_JOIN_vi : SOP1_Real_vi <0x2e, S_CBRANCH_JOIN>;
def S_MOV_REGRD_B32_vi : SOP1_Real_vi <0x2f, S_MOV_REGRD_B32>;
def S_ABS_I32_vi : SOP1_Real_vi <0x30, S_ABS_I32>; def S_ABS_I32_vi : SOP1_Real_vi <0x30, S_ABS_I32>;
def S_MOV_FED_B32_vi : SOP1_Real_vi <0x31, S_MOV_FED_B32>;
def S_SET_GPR_IDX_IDX_vi : SOP1_Real_vi <0x32, S_SET_GPR_IDX_IDX>; def S_SET_GPR_IDX_IDX_vi : SOP1_Real_vi <0x32, S_SET_GPR_IDX_IDX>;
def S_ADD_U32_vi : SOP2_Real_vi <0x00, S_ADD_U32>; def S_ADD_U32_vi : SOP2_Real_vi <0x00, S_ADD_U32>;
def S_ADD_I32_vi : SOP2_Real_vi <0x02, S_ADD_I32>; def S_ADD_I32_vi : SOP2_Real_vi <0x02, S_ADD_I32>;
def S_SUB_U32_vi : SOP2_Real_vi <0x01, S_SUB_U32>; def S_SUB_U32_vi : SOP2_Real_vi <0x01, S_SUB_U32>;
def S_SUB_I32_vi : SOP2_Real_vi <0x03, S_SUB_I32>; def S_SUB_I32_vi : SOP2_Real_vi <0x03, S_SUB_I32>;
def S_ADDC_U32_vi : SOP2_Real_vi <0x04, S_ADDC_U32>; def S_ADDC_U32_vi : SOP2_Real_vi <0x04, S_ADDC_U32>;
def S_SUBB_U32_vi : SOP2_Real_vi <0x05, S_SUBB_U32>; def S_SUBB_U32_vi : SOP2_Real_vi <0x05, S_SUBB_U32>;
▲ Show 20 Lines • Show All 87 Lines • Show Last 20 Lines

llvm/lib/Target/AMDGPU/VOP1Instructions.td

Show First 20 Lines • Show All 332 Lines • ▼ Show 20 Lines
// indexing from. Tablegen seems to not let you define an implicit // indexing from. Tablegen seems to not let you define an implicit
// virtual register output for the super register being written into, // virtual register output for the super register being written into,
// so this must have an implicit def of the register added to it. // so this must have an implicit def of the register added to it.
defm V_MOVRELD_B32 : VOP1Inst <"v_movreld_b32", VOP_MOVRELD>; defm V_MOVRELD_B32 : VOP1Inst <"v_movreld_b32", VOP_MOVRELD>;
defm V_MOVRELS_B32 : VOP1Inst <"v_movrels_b32", VOP_MOVRELS>; defm V_MOVRELS_B32 : VOP1Inst <"v_movrels_b32", VOP_MOVRELS>;
defm V_MOVRELSD_B32 : VOP1Inst <"v_movrelsd_b32", VOP_MOVRELSD>; defm V_MOVRELSD_B32 : VOP1Inst <"v_movrelsd_b32", VOP_MOVRELSD>;
} // End Uses = [M0, EXEC] } // End Uses = [M0, EXEC]
defm V_MOV_FED_B32 : VOP1Inst <"v_mov_fed_b32", VOP_I32_I32>;
let SubtargetPredicate = isGFX6GFX7 in { let SubtargetPredicate = isGFX6GFX7 in {
let SchedRW = [WriteTrans32] in { let SchedRW = [WriteTrans32] in {
defm V_LOG_CLAMP_F32 : defm V_LOG_CLAMP_F32 :
VOP1Inst<"v_log_clamp_f32", VOP_F32_F32, int_amdgcn_log_clamp>; VOP1Inst<"v_log_clamp_f32", VOP_F32_F32, int_amdgcn_log_clamp>;
defm V_RCP_CLAMP_F32 : defm V_RCP_CLAMP_F32 :
VOP1Inst<"v_rcp_clamp_f32", VOP_F32_F32>; VOP1Inst<"v_rcp_clamp_f32", VOP_F32_F32>;
defm V_RCP_LEGACY_F32 : defm V_RCP_LEGACY_F32 :
VOP1Inst<"v_rcp_legacy_f32", VOP_F32_F32, AMDGPUrcp_legacy>; VOP1Inst<"v_rcp_legacy_f32", VOP_F32_F32, AMDGPUrcp_legacy>;
▲ Show 20 Lines • Show All 294 Lines • ▼ Show 20 Lines
defm V_NOP : VOP1_Real_gfx6_gfx7_gfx10<0x000>; defm V_NOP : VOP1_Real_gfx6_gfx7_gfx10<0x000>;
defm V_MOV_B32 : VOP1_Real_gfx6_gfx7_gfx10<0x001>; defm V_MOV_B32 : VOP1_Real_gfx6_gfx7_gfx10<0x001>;
defm V_CVT_I32_F64 : VOP1_Real_gfx6_gfx7_gfx10<0x003>; defm V_CVT_I32_F64 : VOP1_Real_gfx6_gfx7_gfx10<0x003>;
defm V_CVT_F64_I32 : VOP1_Real_gfx6_gfx7_gfx10<0x004>; defm V_CVT_F64_I32 : VOP1_Real_gfx6_gfx7_gfx10<0x004>;
defm V_CVT_F32_I32 : VOP1_Real_gfx6_gfx7_gfx10<0x005>; defm V_CVT_F32_I32 : VOP1_Real_gfx6_gfx7_gfx10<0x005>;
defm V_CVT_F32_U32 : VOP1_Real_gfx6_gfx7_gfx10<0x006>; defm V_CVT_F32_U32 : VOP1_Real_gfx6_gfx7_gfx10<0x006>;
defm V_CVT_U32_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x007>; defm V_CVT_U32_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x007>;
defm V_CVT_I32_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x008>; defm V_CVT_I32_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x008>;
defm V_MOV_FED_B32 : VOP1_Real_gfx6_gfx7_gfx10<0x009>;
defm V_CVT_F16_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x00a>; defm V_CVT_F16_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x00a>;
defm V_CVT_F32_F16 : VOP1_Real_gfx6_gfx7_gfx10<0x00b>; defm V_CVT_F32_F16 : VOP1_Real_gfx6_gfx7_gfx10<0x00b>;
defm V_CVT_RPI_I32_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x00c>; defm V_CVT_RPI_I32_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x00c>;
defm V_CVT_FLR_I32_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x00d>; defm V_CVT_FLR_I32_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x00d>;
defm V_CVT_OFF_F32_I4 : VOP1_Real_gfx6_gfx7_gfx10<0x00e>; defm V_CVT_OFF_F32_I4 : VOP1_Real_gfx6_gfx7_gfx10<0x00e>;
defm V_CVT_F32_F64 : VOP1_Real_gfx6_gfx7_gfx10<0x00f>; defm V_CVT_F32_F64 : VOP1_Real_gfx6_gfx7_gfx10<0x00f>;
defm V_CVT_F64_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x010>; defm V_CVT_F64_F32 : VOP1_Real_gfx6_gfx7_gfx10<0x010>;
defm V_CVT_F32_UBYTE0 : VOP1_Real_gfx6_gfx7_gfx10<0x011>; defm V_CVT_F32_UBYTE0 : VOP1_Real_gfx6_gfx7_gfx10<0x011>;
▲ Show 20 Lines • Show All 87 Lines • ▼ Show 20 Lines
defm V_NOP : VOP1_Real_vi <0x0>; defm V_NOP : VOP1_Real_vi <0x0>;
defm V_MOV_B32 : VOP1_Real_vi <0x1>; defm V_MOV_B32 : VOP1_Real_vi <0x1>;
defm V_CVT_I32_F64 : VOP1_Real_vi <0x3>; defm V_CVT_I32_F64 : VOP1_Real_vi <0x3>;
defm V_CVT_F64_I32 : VOP1_Real_vi <0x4>; defm V_CVT_F64_I32 : VOP1_Real_vi <0x4>;
defm V_CVT_F32_I32 : VOP1_Real_vi <0x5>; defm V_CVT_F32_I32 : VOP1_Real_vi <0x5>;
defm V_CVT_F32_U32 : VOP1_Real_vi <0x6>; defm V_CVT_F32_U32 : VOP1_Real_vi <0x6>;
defm V_CVT_U32_F32 : VOP1_Real_vi <0x7>; defm V_CVT_U32_F32 : VOP1_Real_vi <0x7>;
defm V_CVT_I32_F32 : VOP1_Real_vi <0x8>; defm V_CVT_I32_F32 : VOP1_Real_vi <0x8>;
defm V_MOV_FED_B32 : VOP1_Real_vi <0x9>;
defm V_CVT_F16_F32 : VOP1_Real_vi <0xa>; defm V_CVT_F16_F32 : VOP1_Real_vi <0xa>;
defm V_CVT_F32_F16 : VOP1_Real_vi <0xb>; defm V_CVT_F32_F16 : VOP1_Real_vi <0xb>;
defm V_CVT_RPI_I32_F32 : VOP1_Real_vi <0xc>; defm V_CVT_RPI_I32_F32 : VOP1_Real_vi <0xc>;
defm V_CVT_FLR_I32_F32 : VOP1_Real_vi <0xd>; defm V_CVT_FLR_I32_F32 : VOP1_Real_vi <0xd>;
defm V_CVT_OFF_F32_I4 : VOP1_Real_vi <0xe>; defm V_CVT_OFF_F32_I4 : VOP1_Real_vi <0xe>;
defm V_CVT_F32_F64 : VOP1_Real_vi <0xf>; defm V_CVT_F32_F64 : VOP1_Real_vi <0xf>;
defm V_CVT_F64_F32 : VOP1_Real_vi <0x10>; defm V_CVT_F64_F32 : VOP1_Real_vi <0x10>;
defm V_CVT_F32_UBYTE0 : VOP1_Real_vi <0x11>; defm V_CVT_F32_UBYTE0 : VOP1_Real_vi <0x11>;
▲ Show 20 Lines • Show All 156 Lines • Show Last 20 Lines

llvm/test/CodeGen/AMDGPU/inserted-wait-states.mir

# RUN: llc -march=amdgcn -mcpu=tahiti -run-pass post-RA-hazard-rec %s -o - | FileCheck %s -check-prefixes=GCN # RUN: llc -march=amdgcn -mcpu=tahiti -run-pass post-RA-hazard-rec %s -o - | FileCheck %s -check-prefixes=GCN
# RUN: llc -march=amdgcn -mcpu=hawaii -run-pass post-RA-hazard-rec %s -o - | FileCheck %s -check-prefixes=GCN,CIVI # RUN: llc -march=amdgcn -mcpu=hawaii -run-pass post-RA-hazard-rec %s -o - | FileCheck %s -check-prefixes=GCN,CIVI
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass post-RA-hazard-rec %s -o - | FileCheck %s -check-prefixes=GCN,CIVI,VI # RUN: llc -march=amdgcn -mcpu=fiji -run-pass post-RA-hazard-rec %s -o - | FileCheck %s -check-prefixes=GCN,CIVI,VI
# RUN: llc -march=amdgcn -mcpu=gfx900 -run-pass post-RA-hazard-rec %s -o - | FileCheck %s -check-prefixes=GCN,CIVI,VI,GFX9 # RUN: llc -march=amdgcn -mcpu=gfx900 -run-pass post-RA-hazard-rec %s -o - | FileCheck %s -check-prefixes=GCN,CIVI,VI,GFX9
--- | --- |
define amdgpu_kernel void @div_fmas() { ret void } define amdgpu_kernel void @div_fmas() { ret void }
define amdgpu_kernel void @s_getreg() { ret void } define amdgpu_kernel void @s_getreg() { ret void }
define amdgpu_kernel void @s_setreg() { ret void } define amdgpu_kernel void @s_setreg() { ret void }
define amdgpu_kernel void @vmem_gt_8dw_store() { ret void } define amdgpu_kernel void @vmem_gt_8dw_store() { ret void }
define amdgpu_kernel void @readwrite_lane() { ret void } define amdgpu_kernel void @readwrite_lane() { ret void }
define amdgpu_kernel void @rfe() { ret void } define amdgpu_kernel void @rfe() { ret void }
define amdgpu_kernel void @s_mov_fed_b32() { ret void }
define amdgpu_kernel void @s_movrel() { ret void } define amdgpu_kernel void @s_movrel() { ret void }
define amdgpu_kernel void @v_interp() { ret void } define amdgpu_kernel void @v_interp() { ret void }
define amdgpu_kernel void @dpp() { ret void } define amdgpu_kernel void @dpp() { ret void }
define amdgpu_kernel void @mov_fed_hazard_crash_on_dbg_value(i32 addrspace(1)* %A) {
entry:
%A.addr = alloca i32 addrspace(1)*, align 4, addrspace(5)
store i32 addrspace(1)* %A, i32 addrspace(1)* addrspace(5)* %A.addr, align 4
call void @llvm.dbg.declare(metadata i32 addrspace(1)* addrspace(5)* %A.addr, metadata !5, metadata !11), !dbg !12
ret void
}
declare void @llvm.dbg.declare(metadata, metadata, metadata) #1
!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!3, !4}
!0 = distinct !DICompileUnit(language: DW_LANG_C99, file: !1, producer: "clang version 3.9.0 (trunk 268929)", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !2)
!1 = !DIFile(filename: "test01.cl", directory: "/dev/null")
!2 = !{}
!3 = !{i32 2, !"Dwarf Version", i32 2}
!4 = !{i32 2, !"Debug Info Version", i32 3}
!5 = !DILocalVariable(name: "A", arg: 1, scope: !6, file: !1, line: 1, type: !9)
!6 = distinct !DISubprogram(name: "test", scope: !1, file: !1, line: 1, type: !7, isLocal: false, isDefinition: true, scopeLine: 1, flags: DIFlagPrototyped, isOptimized: false, unit: !0, retainedNodes: !2)
!7 = !DISubroutineType(types: !8)
!8 = !{null, !9}
!9 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !10, size: 64, align: 32)
!10 = !DIBasicType(name: "int", size: 32, align: 32, encoding: DW_ATE_signed)
!11 = !DIExpression()
!12 = !DILocation(line: 1, column: 30, scope: !6)
... ...
--- ---
# GCN-LABEL: name: div_fmas # GCN-LABEL: name: div_fmas
# GCN-LABEL: bb.0: # GCN-LABEL: bb.0:
# GCN: S_MOV_B64 # GCN: S_MOV_B64
# GCN-NOT: S_NOP # GCN-NOT: S_NOP
# GCN: V_DIV_FMAS # GCN: V_DIV_FMAS
▲ Show 20 Lines • Show All 298 Lines • ▼ Show 20 Lines bb.1:
S_RFE_B64 $sgpr2_sgpr3 S_RFE_B64 $sgpr2_sgpr3
S_ENDPGM 0 S_ENDPGM 0
... ...
... ...
--- ---
# GCN-LABEL: name: s_mov_fed_b32
# GCN-LABEL: bb.0:
# GCN: S_MOV_FED_B32
# GFX9: S_NOP
# GCN-NEXT: S_MOV_B32
# GCN-LABEL: bb.1:
# GCN: S_MOV_FED_B32
# GFX9: S_NOP
# GCN-NEXT: V_MOV_B32
name: s_mov_fed_b32
body: |
bb.0:
$sgpr0 = S_MOV_FED_B32 $sgpr0
$sgpr0 = S_MOV_B32 $sgpr0
S_BRANCH %bb.1
bb.1:
$sgpr0 = S_MOV_FED_B32 $sgpr0
$vgpr0 = V_MOV_B32_e32 $sgpr0, implicit $exec
S_ENDPGM 0
...
...
---
# GCN-LABEL: name: s_movrel # GCN-LABEL: name: s_movrel
# GCN-LABEL: bb.0: # GCN-LABEL: bb.0:
# GCN: S_MOV_B32 # GCN: S_MOV_B32
# GFX9: S_NOP # GFX9: S_NOP
# GCN-NEXT: S_MOVRELS_B32 # GCN-NEXT: S_MOVRELS_B32
# GCN-LABEL: bb.1: # GCN-LABEL: bb.1:
▲ Show 20 Lines • Show All 112 Lines • ▼ Show 20 Lines bb.0:
$vgpr1 = V_MOV_B32_dpp $vgpr1, $vgpr0, 0, 15, 15, 0, implicit $exec $vgpr1 = V_MOV_B32_dpp $vgpr1, $vgpr0, 0, 15, 15, 0, implicit $exec
S_BRANCH %bb.1 S_BRANCH %bb.1
bb.1: bb.1:
implicit $exec, implicit $vcc = V_CMPX_EQ_I32_e32 $vgpr0, $vgpr1, implicit $exec implicit $exec, implicit $vcc = V_CMPX_EQ_I32_e32 $vgpr0, $vgpr1, implicit $exec
$vgpr3 = V_MOV_B32_dpp $vgpr3, $vgpr0, 0, 15, 15, 0, implicit $exec $vgpr3 = V_MOV_B32_dpp $vgpr3, $vgpr0, 0, 15, 15, 0, implicit $exec
S_ENDPGM 0 S_ENDPGM 0
... ...
---
name: mov_fed_hazard_crash_on_dbg_value
alignment: 1
exposesReturnsTwice: false
legalized: false
regBankSelected: false
selected: false
tracksRegLiveness: true
liveins:
- { reg: '$sgpr4_sgpr5' }
- { reg: '$sgpr6_sgpr7' }
- { reg: '$sgpr9' }
- { reg: '$sgpr0_sgpr1_sgpr2_sgpr3' }
frameInfo:
isFrameAddressTaken: false
isReturnAddressTaken: false
hasStackMap: false
hasPatchPoint: false
stackSize: 16
offsetAdjustment: 0
maxAlignment: 8
adjustsStack: false
hasCalls: false
maxCallFrameSize: 0
hasOpaqueSPAdjustment: false
hasVAStart: false
hasMustTailInVarArgFunc: false
stack:
- { id: 0, name: A.addr, offset: 0, size: 8, alignment: 8, local-offset: 0 }
- { id: 1, offset: 8, size: 4, alignment: 4 }
body: |
bb.0.entry:
liveins: $sgpr4_sgpr5, $sgpr6_sgpr7, $sgpr9, $sgpr0_sgpr1_sgpr2_sgpr3
$flat_scr_lo = S_ADD_U32 $sgpr6, $sgpr9, implicit-def $scc
$flat_scr_hi = S_ADDC_U32 $sgpr7, 0, implicit-def $scc, implicit $scc
DBG_VALUE $noreg, 2, !5, !11, debug-location !12
$sgpr4_sgpr5 = S_LOAD_DWORDX2_IMM killed $sgpr4_sgpr5, 0, 0, 0 :: (non-temporal dereferenceable invariant load 8 from `i64 addrspace(4)* undef`)
dead $sgpr6_sgpr7 = KILL $sgpr4_sgpr5
$sgpr8 = S_MOV_B32 $sgpr5
$vgpr0 = V_MOV_B32_e32 killed $sgpr8, implicit $exec
BUFFER_STORE_DWORD_OFFSET $vgpr0, $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr9, 4, 0, 0, 0, 0, 0, implicit $exec :: (store 4 into %ir.A.addr + 4)
$sgpr8 = S_MOV_B32 $sgpr4, implicit killed $sgpr4_sgpr5
$vgpr0 = V_MOV_B32_e32 killed $sgpr8, implicit $exec
BUFFER_STORE_DWORD_OFFSET $vgpr0, $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr9, 0, 0, 0, 0, 0, 0, implicit $exec :: (store 4 into %ir.A.addr)
S_ENDPGM 0
...

llvm/test/MC/AMDGPU/gfx10_asm_all.s

  • This file is larger than 256 KB, so syntax highlighting is disabled by default.
Show First 20 Lines • Show All 12,799 Lines • ▼ Show 20 Lines
// GFX10: encoding: [0xf7,0x34,0x80,0xbe] // GFX10: encoding: [0xf7,0x34,0x80,0xbe]
s_abs_i32 s0, 0x3f717273 s_abs_i32 s0, 0x3f717273
// GFX10: encoding: [0xff,0x34,0x80,0xbe,0x73,0x72,0x71,0x3f] // GFX10: encoding: [0xff,0x34,0x80,0xbe,0x73,0x72,0x71,0x3f]
s_abs_i32 s0, 0xaf123456 s_abs_i32 s0, 0xaf123456
// GFX10: encoding: [0xff,0x34,0x80,0xbe,0x56,0x34,0x12,0xaf] // GFX10: encoding: [0xff,0x34,0x80,0xbe,0x56,0x34,0x12,0xaf]
s_mov_fed_b32 s0, s1
// GFX10: encoding: [0x01,0x35,0x80,0xbe]
s_mov_fed_b32 s105, s104
// GFX10: encoding: [0x68,0x35,0xe9,0xbe]
s_mov_fed_b32 s0, s104
// GFX10: encoding: [0x68,0x35,0x80,0xbe]
s_mov_fed_b32 s105, s1
// GFX10: encoding: [0x01,0x35,0xe9,0xbe]
s_mov_fed_b32 exec_lo, s1
// GFX10: encoding: [0x01,0x35,0xfe,0xbe]
s_mov_fed_b32 exec_hi, s1
// GFX10: encoding: [0x01,0x35,0xff,0xbe]
s_mov_fed_b32 vcc_lo, s1
// GFX10: encoding: [0x01,0x35,0xea,0xbe]
s_mov_fed_b32 vcc_hi, s1
// GFX10: encoding: [0x01,0x35,0xeb,0xbe]
s_mov_fed_b32 m0, s1
// GFX10: encoding: [0x01,0x35,0xfc,0xbe]
s_mov_fed_b32 s0, exec_lo
// GFX10: encoding: [0x7e,0x35,0x80,0xbe]
s_mov_fed_b32 s0, exec_hi
// GFX10: encoding: [0x7f,0x35,0x80,0xbe]
s_mov_fed_b32 s0, vcc_lo
// GFX10: encoding: [0x6a,0x35,0x80,0xbe]
s_mov_fed_b32 s0, vcc_hi
// GFX10: encoding: [0x6b,0x35,0x80,0xbe]
s_mov_fed_b32 s0, m0
// GFX10: encoding: [0x7c,0x35,0x80,0xbe]
s_mov_fed_b32 s0, 0
// GFX10: encoding: [0x80,0x35,0x80,0xbe]
s_mov_fed_b32 s0, -1
// GFX10: encoding: [0xc1,0x35,0x80,0xbe]
s_mov_fed_b32 s0, 0.5
// GFX10: encoding: [0xf0,0x35,0x80,0xbe]
s_mov_fed_b32 s0, -4.0
// GFX10: encoding: [0xf7,0x35,0x80,0xbe]
s_mov_fed_b32 s0, 0x3f717273
// GFX10: encoding: [0xff,0x35,0x80,0xbe,0x73,0x72,0x71,0x3f]
s_mov_fed_b32 s0, 0xaf123456
// GFX10: encoding: [0xff,0x35,0x80,0xbe,0x56,0x34,0x12,0xaf]
s_andn1_saveexec_b64 s[0:1], s[2:3] s_andn1_saveexec_b64 s[0:1], s[2:3]
// GFX10: encoding: [0x02,0x37,0x80,0xbe] // GFX10: encoding: [0x02,0x37,0x80,0xbe]
s_andn1_saveexec_b64 s[104:105], s[102:103] s_andn1_saveexec_b64 s[104:105], s[102:103]
// GFX10: encoding: [0x66,0x37,0xe8,0xbe] // GFX10: encoding: [0x66,0x37,0xe8,0xbe]
s_andn1_saveexec_b64 s[0:1], s[102:103] s_andn1_saveexec_b64 s[0:1], s[102:103]
// GFX10: encoding: [0x66,0x37,0x80,0xbe] // GFX10: encoding: [0x66,0x37,0x80,0xbe]
▲ Show 20 Lines • Show All 9,397 Lines • ▼ Show 20 Lines
// GFX10: encoding: [0xfa,0x10,0x0a,0x7e,0x01,0x5f,0x01,0x00] // GFX10: encoding: [0xfa,0x10,0x0a,0x7e,0x01,0x5f,0x01,0x00]
v_cvt_i32_f32_dpp v5, v1 row_xmask:1 row_mask:0x0 bank_mask:0x0 v_cvt_i32_f32_dpp v5, v1 row_xmask:1 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x10,0x0a,0x7e,0x01,0x61,0x01,0x00] // GFX10: encoding: [0xfa,0x10,0x0a,0x7e,0x01,0x61,0x01,0x00]
v_cvt_i32_f32_dpp v5, v1 row_xmask:15 row_mask:0x0 bank_mask:0x0 v_cvt_i32_f32_dpp v5, v1 row_xmask:15 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x10,0x0a,0x7e,0x01,0x6f,0x01,0x00] // GFX10: encoding: [0xfa,0x10,0x0a,0x7e,0x01,0x6f,0x01,0x00]
v_mov_fed_b32_e32 v5, v1
// GFX10: encoding: [0x01,0x13,0x0a,0x7e]
v_mov_fed_b32_e32 v255, v1
// GFX10: encoding: [0x01,0x13,0xfe,0x7f]
v_mov_fed_b32_e32 v5, v255
// GFX10: encoding: [0xff,0x13,0x0a,0x7e]
v_mov_fed_b32_e32 v5, s1
// GFX10: encoding: [0x01,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, s103
// GFX10: encoding: [0x67,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, vcc_lo
// GFX10: encoding: [0x6a,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, vcc_hi
// GFX10: encoding: [0x6b,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, ttmp11
// GFX10: encoding: [0x77,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, m0
// GFX10: encoding: [0x7c,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, exec_lo
// GFX10: encoding: [0x7e,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, exec_hi
// GFX10: encoding: [0x7f,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, 0
// GFX10: encoding: [0x80,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, -1
// GFX10: encoding: [0xc1,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, 0.5
// GFX10: encoding: [0xf0,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, -4.0
// GFX10: encoding: [0xf7,0x12,0x0a,0x7e]
v_mov_fed_b32_e32 v5, 0xaf123456
// GFX10: encoding: [0xff,0x12,0x0a,0x7e,0x56,0x34,0x12,0xaf]
v_mov_fed_b32_e32 v5, 0x3f717273
// GFX10: encoding: [0xff,0x12,0x0a,0x7e,0x73,0x72,0x71,0x3f]
v_mov_fed_b32_e64 v5, v1
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0x01,0x01,0x00,0x00]
v_mov_fed_b32_e64 v255, v1
// GFX10: encoding: [0xff,0x00,0x89,0xd5,0x01,0x01,0x00,0x00]
v_mov_fed_b32_e64 v5, v255
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0xff,0x01,0x00,0x00]
v_mov_fed_b32_e64 v5, s1
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0x01,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, s101
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0x65,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, vcc_lo
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0x6a,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, vcc_hi
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0x6b,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, m0
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0x7c,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, exec_lo
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0x7e,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, exec_hi
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0x7f,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, 0
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0x80,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, -1
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0xc1,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, 0.5
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0xf0,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, -4.0
// GFX10: encoding: [0x05,0x00,0x89,0xd5,0xf7,0x00,0x00,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0xfe,0x7f,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0xff,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, s1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, s101 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x65,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, vcc_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x6a,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, vcc_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x6b,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, m0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x7c,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, exec_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x7e,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, exec_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x7f,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_0 dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x00,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x01,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_2 dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x02,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_3 dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x03,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_0 dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x04,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x05,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_SEXT src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x0e,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PRESERVE src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x00,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_1
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x01,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_2
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x02,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_3
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x03,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x04,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x05,0x00]
v_mov_fed_b32_sdwa v5, sext(v1) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// GFX10: encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x0e,0x00]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x00]
v_mov_fed_b32_dpp v255, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0xfe,0x7f,0x01,0xe4,0x00,0x00]
v_mov_fed_b32_dpp v5, v255 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0xff,0xe4,0x00,0x00]
v_mov_fed_b32_dpp v5, v1 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x1b,0x00,0x00]
v_mov_fed_b32_dpp v5, v1 row_mirror row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x40,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_half_mirror row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x41,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shl:1 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x01,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shl:15 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x0f,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shr:1 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x11,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shr:15 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x1f,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_ror:1 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x21,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_ror:15 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x2f,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x1 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x10]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x3 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x30]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0xf bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x1
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x01]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x3
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x03]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0xf
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 bound_ctrl:0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x08,0x00]
v_mov_fed_b32_dpp v5, v1 row_share:1 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x51,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_share:15 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x5f,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_xmask:1 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x61,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_xmask:15 row_mask:0x0 bank_mask:0x0
// GFX10: encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x6f,0x01,0x00]
v_cvt_f16_f32 v5, v1 v_cvt_f16_f32 v5, v1
// GFX10: encoding: [0x01,0x15,0x0a,0x7e] // GFX10: encoding: [0x01,0x15,0x0a,0x7e]
v_cvt_f16_f32 v255, v1 v_cvt_f16_f32 v255, v1
// GFX10: encoding: [0x01,0x15,0xfe,0x7f] // GFX10: encoding: [0x01,0x15,0xfe,0x7f]
v_cvt_f16_f32 v5, v255 v_cvt_f16_f32 v5, v255
// GFX10: encoding: [0xff,0x15,0x0a,0x7e] // GFX10: encoding: [0xff,0x15,0x0a,0x7e]
▲ Show 20 Lines • Show All 65,527 Lines • Show Last 20 Lines

llvm/test/MC/AMDGPU/gfx10_asm_dpp8.s

Show All 12 Lines
// GFX10: encoding: [0xe9,0x0c,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xe9,0x0c,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_cvt_u32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] v_cvt_u32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7]
// GFX10: encoding: [0xe9,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xe9,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_cvt_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] v_cvt_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7]
// GFX10: encoding: [0xe9,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xe9,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_mov_fed_b32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7]
// GFX10: encoding: [0xe9,0x12,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_cvt_f16_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] v_cvt_f16_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7]
// GFX10: encoding: [0xe9,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xe9,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_cvt_f32_f16_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] v_cvt_f32_f16_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7]
// GFX10: encoding: [0xe9,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xe9,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_cvt_rpi_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] v_cvt_rpi_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7]
// GFX10: encoding: [0xe9,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xe9,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
▲ Show 20 Lines • Show All 236 Lines • ▼ Show 20 Lines
// GFX10: encoding: [0xea,0x0c,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xea,0x0c,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_cvt_u32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 v_cvt_u32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX10: encoding: [0xea,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xea,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_cvt_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 v_cvt_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX10: encoding: [0xea,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xea,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_mov_fed_b32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX10: encoding: [0xea,0x12,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_cvt_f16_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 v_cvt_f16_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX10: encoding: [0xea,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xea,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_cvt_f32_f16_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 v_cvt_f32_f16_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX10: encoding: [0xea,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xea,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
v_cvt_rpi_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 v_cvt_rpi_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1
// GFX10: encoding: [0xea,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa] // GFX10: encoding: [0xea,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
▲ Show 20 Lines • Show All 305 Lines • Show Last 20 Lines

llvm/test/MC/AMDGPU/gfx10_asm_err.s

Show First 20 Lines • Show All 124 Lines • ▼ Show 20 Lines
s_set_gpr_idx_idx s0 s_set_gpr_idx_idx s0
// GFX10: error: instruction not supported on this GPU // GFX10: error: instruction not supported on this GPU
// GFX6, GFX7, GFX8, GFX9. // GFX6, GFX7, GFX8, GFX9.
s_cbranch_join s0 s_cbranch_join s0
// GFX10: error: instruction not supported on this GPU // GFX10: error: instruction not supported on this GPU
s_mov_regrd_b32 s0, s1
// GFX10: error: instruction not supported on this GPU
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// ENC_SOP2. // ENC_SOP2.
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// GFX9+. // GFX9+.
s_lshl1_add_u32 s0, s1, s2 s_lshl1_add_u32 s0, s1, s2
// GFX6-8: error: instruction not supported on this GPU // GFX6-8: error: instruction not supported on this GPU
▲ Show 20 Lines • Show All 132 Lines • Show Last 20 Lines

llvm/test/MC/AMDGPU/gfx7_asm_all.s

  • This file is larger than 256 KB, so syntax highlighting is disabled by default.
Show First 20 Lines • Show All 14,142 Lines • ▼ Show 20 Lines
// CHECK: [0xf7,0x34,0x85,0xbe] // CHECK: [0xf7,0x34,0x85,0xbe]
s_abs_i32 s5, 0xaf123456 s_abs_i32 s5, 0xaf123456
// CHECK: [0xff,0x34,0x85,0xbe,0x56,0x34,0x12,0xaf] // CHECK: [0xff,0x34,0x85,0xbe,0x56,0x34,0x12,0xaf]
s_abs_i32 s5, 0x3f717273 s_abs_i32 s5, 0x3f717273
// CHECK: [0xff,0x34,0x85,0xbe,0x73,0x72,0x71,0x3f] // CHECK: [0xff,0x34,0x85,0xbe,0x73,0x72,0x71,0x3f]
s_mov_fed_b32 s5, s1
// CHECK: [0x01,0x35,0x85,0xbe]
s_mov_fed_b32 s103, s1
// CHECK: [0x01,0x35,0xe7,0xbe]
s_mov_fed_b32 flat_scratch_lo, s1
// CHECK: [0x01,0x35,0xe8,0xbe]
s_mov_fed_b32 flat_scratch_hi, s1
// CHECK: [0x01,0x35,0xe9,0xbe]
s_mov_fed_b32 vcc_lo, s1
// CHECK: [0x01,0x35,0xea,0xbe]
s_mov_fed_b32 vcc_hi, s1
// CHECK: [0x01,0x35,0xeb,0xbe]
s_mov_fed_b32 tba_lo, s1
// CHECK: [0x01,0x35,0xec,0xbe]
s_mov_fed_b32 tba_hi, s1
// CHECK: [0x01,0x35,0xed,0xbe]
s_mov_fed_b32 tma_lo, s1
// CHECK: [0x01,0x35,0xee,0xbe]
s_mov_fed_b32 tma_hi, s1
// CHECK: [0x01,0x35,0xef,0xbe]
s_mov_fed_b32 ttmp11, s1
// CHECK: [0x01,0x35,0xfb,0xbe]
s_mov_fed_b32 m0, s1
// CHECK: [0x01,0x35,0xfc,0xbe]
s_mov_fed_b32 exec_lo, s1
// CHECK: [0x01,0x35,0xfe,0xbe]
s_mov_fed_b32 exec_hi, s1
// CHECK: [0x01,0x35,0xff,0xbe]
s_mov_fed_b32 s5, s103
// CHECK: [0x67,0x35,0x85,0xbe]
s_mov_fed_b32 s5, flat_scratch_lo
// CHECK: [0x68,0x35,0x85,0xbe]
s_mov_fed_b32 s5, flat_scratch_hi
// CHECK: [0x69,0x35,0x85,0xbe]
s_mov_fed_b32 s5, vcc_lo
// CHECK: [0x6a,0x35,0x85,0xbe]
s_mov_fed_b32 s5, vcc_hi
// CHECK: [0x6b,0x35,0x85,0xbe]
s_mov_fed_b32 s5, tba_lo
// CHECK: [0x6c,0x35,0x85,0xbe]
s_mov_fed_b32 s5, tba_hi
// CHECK: [0x6d,0x35,0x85,0xbe]
s_mov_fed_b32 s5, tma_lo
// CHECK: [0x6e,0x35,0x85,0xbe]
s_mov_fed_b32 s5, tma_hi
// CHECK: [0x6f,0x35,0x85,0xbe]
s_mov_fed_b32 s5, ttmp11
// CHECK: [0x7b,0x35,0x85,0xbe]
s_mov_fed_b32 s5, m0
// CHECK: [0x7c,0x35,0x85,0xbe]
s_mov_fed_b32 s5, exec_lo
// CHECK: [0x7e,0x35,0x85,0xbe]
s_mov_fed_b32 s5, exec_hi
// CHECK: [0x7f,0x35,0x85,0xbe]
s_mov_fed_b32 s5, 0
// CHECK: [0x80,0x35,0x85,0xbe]
s_mov_fed_b32 s5, -1
// CHECK: [0xc1,0x35,0x85,0xbe]
s_mov_fed_b32 s5, 0.5
// CHECK: [0xf0,0x35,0x85,0xbe]
s_mov_fed_b32 s5, -4.0
// CHECK: [0xf7,0x35,0x85,0xbe]
s_mov_fed_b32 s5, 0xaf123456
// CHECK: [0xff,0x35,0x85,0xbe,0x56,0x34,0x12,0xaf]
s_mov_fed_b32 s5, 0x3f717273
// CHECK: [0xff,0x35,0x85,0xbe,0x73,0x72,0x71,0x3f]
s_add_u32 s5, s1, s2 s_add_u32 s5, s1, s2
// CHECK: [0x01,0x02,0x05,0x80] // CHECK: [0x01,0x02,0x05,0x80]
s_add_u32 s103, s1, s2 s_add_u32 s103, s1, s2
// CHECK: [0x01,0x02,0x67,0x80] // CHECK: [0x01,0x02,0x67,0x80]
s_add_u32 flat_scratch_lo, s1, s2 s_add_u32 flat_scratch_lo, s1, s2
// CHECK: [0x01,0x02,0x68,0x80] // CHECK: [0x01,0x02,0x68,0x80]
▲ Show 20 Lines • Show All 10,055 Lines • ▼ Show 20 Lines
// CHECK: [0x05,0x00,0x10,0xd3,0xf7,0x00,0x00,0x00] // CHECK: [0x05,0x00,0x10,0xd3,0xf7,0x00,0x00,0x00]
v_cvt_i32_f32_e64 v5, -v1 v_cvt_i32_f32_e64 v5, -v1
// CHECK: [0x05,0x00,0x10,0xd3,0x01,0x01,0x00,0x20] // CHECK: [0x05,0x00,0x10,0xd3,0x01,0x01,0x00,0x20]
v_cvt_i32_f32_e64 v5, |v1| v_cvt_i32_f32_e64 v5, |v1|
// CHECK: [0x05,0x01,0x10,0xd3,0x01,0x01,0x00,0x00] // CHECK: [0x05,0x01,0x10,0xd3,0x01,0x01,0x00,0x00]
v_mov_fed_b32 v5, v1
// CHECK: [0x01,0x13,0x0a,0x7e]
v_mov_fed_b32 v255, v1
// CHECK: [0x01,0x13,0xfe,0x7f]
v_mov_fed_b32 v5, v255
// CHECK: [0xff,0x13,0x0a,0x7e]
v_mov_fed_b32 v5, s1
// CHECK: [0x01,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, s103
// CHECK: [0x67,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, flat_scratch_lo
// CHECK: [0x68,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, flat_scratch_hi
// CHECK: [0x69,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, vcc_lo
// CHECK: [0x6a,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, vcc_hi
// CHECK: [0x6b,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, tba_lo
// CHECK: [0x6c,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, tba_hi
// CHECK: [0x6d,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, tma_lo
// CHECK: [0x6e,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, tma_hi
// CHECK: [0x6f,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, ttmp11
// CHECK: [0x7b,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, m0
// CHECK: [0x7c,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, exec_lo
// CHECK: [0x7e,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, exec_hi
// CHECK: [0x7f,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, 0
// CHECK: [0x80,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, -1
// CHECK: [0xc1,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, 0.5
// CHECK: [0xf0,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, -4.0
// CHECK: [0xf7,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, 0xaf123456
// CHECK: [0xff,0x12,0x0a,0x7e,0x56,0x34,0x12,0xaf]
v_mov_fed_b32 v5, 0x3f717273
// CHECK: [0xff,0x12,0x0a,0x7e,0x73,0x72,0x71,0x3f]
v_mov_fed_b32_e64 v5, v1
// CHECK: [0x05,0x00,0x12,0xd3,0x01,0x01,0x00,0x00]
v_mov_fed_b32_e64 v255, v1
// CHECK: [0xff,0x00,0x12,0xd3,0x01,0x01,0x00,0x00]
v_mov_fed_b32_e64 v5, v255
// CHECK: [0x05,0x00,0x12,0xd3,0xff,0x01,0x00,0x00]
v_mov_fed_b32_e64 v5, s1
// CHECK: [0x05,0x00,0x12,0xd3,0x01,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, s103
// CHECK: [0x05,0x00,0x12,0xd3,0x67,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, flat_scratch_lo
// CHECK: [0x05,0x00,0x12,0xd3,0x68,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, flat_scratch_hi
// CHECK: [0x05,0x00,0x12,0xd3,0x69,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, vcc_lo
// CHECK: [0x05,0x00,0x12,0xd3,0x6a,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, vcc_hi
// CHECK: [0x05,0x00,0x12,0xd3,0x6b,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, tba_lo
// CHECK: [0x05,0x00,0x12,0xd3,0x6c,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, tba_hi
// CHECK: [0x05,0x00,0x12,0xd3,0x6d,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, tma_lo
// CHECK: [0x05,0x00,0x12,0xd3,0x6e,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, tma_hi
// CHECK: [0x05,0x00,0x12,0xd3,0x6f,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, ttmp11
// CHECK: [0x05,0x00,0x12,0xd3,0x7b,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, m0
// CHECK: [0x05,0x00,0x12,0xd3,0x7c,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, exec_lo
// CHECK: [0x05,0x00,0x12,0xd3,0x7e,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, exec_hi
// CHECK: [0x05,0x00,0x12,0xd3,0x7f,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, 0
// CHECK: [0x05,0x00,0x12,0xd3,0x80,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, -1
// CHECK: [0x05,0x00,0x12,0xd3,0xc1,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, 0.5
// CHECK: [0x05,0x00,0x12,0xd3,0xf0,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, -4.0
// CHECK: [0x05,0x00,0x12,0xd3,0xf7,0x00,0x00,0x00]
v_cvt_f16_f32 v5, v1 v_cvt_f16_f32 v5, v1
// CHECK: [0x01,0x15,0x0a,0x7e] // CHECK: [0x01,0x15,0x0a,0x7e]
v_cvt_f16_f32 v255, v1 v_cvt_f16_f32 v255, v1
// CHECK: [0x01,0x15,0xfe,0x7f] // CHECK: [0x01,0x15,0xfe,0x7f]
v_cvt_f16_f32 v5, v255 v_cvt_f16_f32 v5, v255
// CHECK: [0xff,0x15,0x0a,0x7e] // CHECK: [0xff,0x15,0x0a,0x7e]
▲ Show 20 Lines • Show All 62,631 Lines • Show Last 20 Lines

llvm/test/MC/AMDGPU/gfx8_asm_all.s

  • This file is larger than 256 KB, so syntax highlighting is disabled by default.
Show First 20 Lines • Show All 14,920 Lines • ▼ Show 20 Lines
// CHECK: [0xf7,0x30,0x85,0xbe] // CHECK: [0xf7,0x30,0x85,0xbe]
s_abs_i32 s5, 0xaf123456 s_abs_i32 s5, 0xaf123456
// CHECK: [0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf] // CHECK: [0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf]
s_abs_i32 s5, 0x3f717273 s_abs_i32 s5, 0x3f717273
// CHECK: [0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f] // CHECK: [0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f]
s_mov_fed_b32 s5, s1
// CHECK: [0x01,0x31,0x85,0xbe]
s_mov_fed_b32 s101, s1
// CHECK: [0x01,0x31,0xe5,0xbe]
s_mov_fed_b32 flat_scratch_lo, s1
// CHECK: [0x01,0x31,0xe6,0xbe]
s_mov_fed_b32 flat_scratch_hi, s1
// CHECK: [0x01,0x31,0xe7,0xbe]
s_mov_fed_b32 vcc_lo, s1
// CHECK: [0x01,0x31,0xea,0xbe]
s_mov_fed_b32 vcc_hi, s1
// CHECK: [0x01,0x31,0xeb,0xbe]
s_mov_fed_b32 tba_lo, s1
// CHECK: [0x01,0x31,0xec,0xbe]
s_mov_fed_b32 tba_hi, s1
// CHECK: [0x01,0x31,0xed,0xbe]
s_mov_fed_b32 tma_lo, s1
// CHECK: [0x01,0x31,0xee,0xbe]
s_mov_fed_b32 tma_hi, s1
// CHECK: [0x01,0x31,0xef,0xbe]
s_mov_fed_b32 ttmp11, s1
// CHECK: [0x01,0x31,0xfb,0xbe]
s_mov_fed_b32 m0, s1
// CHECK: [0x01,0x31,0xfc,0xbe]
s_mov_fed_b32 exec_lo, s1
// CHECK: [0x01,0x31,0xfe,0xbe]
s_mov_fed_b32 exec_hi, s1
// CHECK: [0x01,0x31,0xff,0xbe]
s_mov_fed_b32 s5, s101
// CHECK: [0x65,0x31,0x85,0xbe]
s_mov_fed_b32 s5, flat_scratch_lo
// CHECK: [0x66,0x31,0x85,0xbe]
s_mov_fed_b32 s5, flat_scratch_hi
// CHECK: [0x67,0x31,0x85,0xbe]
s_mov_fed_b32 s5, vcc_lo
// CHECK: [0x6a,0x31,0x85,0xbe]
s_mov_fed_b32 s5, vcc_hi
// CHECK: [0x6b,0x31,0x85,0xbe]
s_mov_fed_b32 s5, tba_lo
// CHECK: [0x6c,0x31,0x85,0xbe]
s_mov_fed_b32 s5, tba_hi
// CHECK: [0x6d,0x31,0x85,0xbe]
s_mov_fed_b32 s5, tma_lo
// CHECK: [0x6e,0x31,0x85,0xbe]
s_mov_fed_b32 s5, tma_hi
// CHECK: [0x6f,0x31,0x85,0xbe]
s_mov_fed_b32 s5, ttmp11
// CHECK: [0x7b,0x31,0x85,0xbe]
s_mov_fed_b32 s5, m0
// CHECK: [0x7c,0x31,0x85,0xbe]
s_mov_fed_b32 s5, exec_lo
// CHECK: [0x7e,0x31,0x85,0xbe]
s_mov_fed_b32 s5, exec_hi
// CHECK: [0x7f,0x31,0x85,0xbe]
s_mov_fed_b32 s5, 0
// CHECK: [0x80,0x31,0x85,0xbe]
s_mov_fed_b32 s5, -1
// CHECK: [0xc1,0x31,0x85,0xbe]
s_mov_fed_b32 s5, 0.5
// CHECK: [0xf0,0x31,0x85,0xbe]
s_mov_fed_b32 s5, -4.0
// CHECK: [0xf7,0x31,0x85,0xbe]
s_mov_fed_b32 s5, 0xaf123456
// CHECK: [0xff,0x31,0x85,0xbe,0x56,0x34,0x12,0xaf]
s_mov_fed_b32 s5, 0x3f717273
// CHECK: [0xff,0x31,0x85,0xbe,0x73,0x72,0x71,0x3f]
s_set_gpr_idx_idx s1 s_set_gpr_idx_idx s1
// CHECK: [0x01,0x32,0x80,0xbe] // CHECK: [0x01,0x32,0x80,0xbe]
s_set_gpr_idx_idx s101 s_set_gpr_idx_idx s101
// CHECK: [0x65,0x32,0x80,0xbe] // CHECK: [0x65,0x32,0x80,0xbe]
s_set_gpr_idx_idx flat_scratch_lo s_set_gpr_idx_idx flat_scratch_lo
// CHECK: [0x66,0x32,0x80,0xbe] // CHECK: [0x66,0x32,0x80,0xbe]
▲ Show 20 Lines • Show All 10,601 Lines • ▼ Show 20 Lines
// CHECK: [0x05,0x00,0x48,0xd1,0xf7,0x00,0x00,0x00] // CHECK: [0x05,0x00,0x48,0xd1,0xf7,0x00,0x00,0x00]
v_cvt_i32_f32_e64 v5, -v1 v_cvt_i32_f32_e64 v5, -v1
// CHECK: [0x05,0x00,0x48,0xd1,0x01,0x01,0x00,0x20] // CHECK: [0x05,0x00,0x48,0xd1,0x01,0x01,0x00,0x20]
v_cvt_i32_f32_e64 v5, |v1| v_cvt_i32_f32_e64 v5, |v1|
// CHECK: [0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00] // CHECK: [0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00]
v_mov_fed_b32 v5, v1
// CHECK: [0x01,0x13,0x0a,0x7e]
v_mov_fed_b32 v255, v1
// CHECK: [0x01,0x13,0xfe,0x7f]
v_mov_fed_b32 v5, v255
// CHECK: [0xff,0x13,0x0a,0x7e]
v_mov_fed_b32 v5, s1
// CHECK: [0x01,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, s101
// CHECK: [0x65,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, flat_scratch_lo
// CHECK: [0x66,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, flat_scratch_hi
// CHECK: [0x67,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, vcc_lo
// CHECK: [0x6a,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, vcc_hi
// CHECK: [0x6b,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, tba_lo
// CHECK: [0x6c,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, tba_hi
// CHECK: [0x6d,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, tma_lo
// CHECK: [0x6e,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, tma_hi
// CHECK: [0x6f,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, ttmp11
// CHECK: [0x7b,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, m0
// CHECK: [0x7c,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, exec_lo
// CHECK: [0x7e,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, exec_hi
// CHECK: [0x7f,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, 0
// CHECK: [0x80,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, -1
// CHECK: [0xc1,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, 0.5
// CHECK: [0xf0,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, -4.0
// CHECK: [0xf7,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, 0xaf123456
// CHECK: [0xff,0x12,0x0a,0x7e,0x56,0x34,0x12,0xaf]
v_mov_fed_b32 v5, 0x3f717273
// CHECK: [0xff,0x12,0x0a,0x7e,0x73,0x72,0x71,0x3f]
v_mov_fed_b32_e64 v5, v1
// CHECK: [0x05,0x00,0x49,0xd1,0x01,0x01,0x00,0x00]
v_mov_fed_b32_e64 v255, v1
// CHECK: [0xff,0x00,0x49,0xd1,0x01,0x01,0x00,0x00]
v_mov_fed_b32_e64 v5, v255
// CHECK: [0x05,0x00,0x49,0xd1,0xff,0x01,0x00,0x00]
v_mov_fed_b32_e64 v5, s1
// CHECK: [0x05,0x00,0x49,0xd1,0x01,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, s101
// CHECK: [0x05,0x00,0x49,0xd1,0x65,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, flat_scratch_lo
// CHECK: [0x05,0x00,0x49,0xd1,0x66,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, flat_scratch_hi
// CHECK: [0x05,0x00,0x49,0xd1,0x67,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, vcc_lo
// CHECK: [0x05,0x00,0x49,0xd1,0x6a,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, vcc_hi
// CHECK: [0x05,0x00,0x49,0xd1,0x6b,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, tba_lo
// CHECK: [0x05,0x00,0x49,0xd1,0x6c,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, tba_hi
// CHECK: [0x05,0x00,0x49,0xd1,0x6d,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, tma_lo
// CHECK: [0x05,0x00,0x49,0xd1,0x6e,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, tma_hi
// CHECK: [0x05,0x00,0x49,0xd1,0x6f,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, ttmp11
// CHECK: [0x05,0x00,0x49,0xd1,0x7b,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, m0
// CHECK: [0x05,0x00,0x49,0xd1,0x7c,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, exec_lo
// CHECK: [0x05,0x00,0x49,0xd1,0x7e,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, exec_hi
// CHECK: [0x05,0x00,0x49,0xd1,0x7f,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, 0
// CHECK: [0x05,0x00,0x49,0xd1,0x80,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, -1
// CHECK: [0x05,0x00,0x49,0xd1,0xc1,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, 0.5
// CHECK: [0x05,0x00,0x49,0xd1,0xf0,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, -4.0
// CHECK: [0x05,0x00,0x49,0xd1,0xf7,0x00,0x00,0x00]
v_cvt_f16_f32 v5, v1 v_cvt_f16_f32 v5, v1
// CHECK: [0x01,0x15,0x0a,0x7e] // CHECK: [0x01,0x15,0x0a,0x7e]
v_cvt_f16_f32 v255, v1 v_cvt_f16_f32 v255, v1
// CHECK: [0x01,0x15,0xfe,0x7f] // CHECK: [0x01,0x15,0xfe,0x7f]
v_cvt_f16_f32 v5, v255 v_cvt_f16_f32 v5, v255
// CHECK: [0xff,0x15,0x0a,0x7e] // CHECK: [0xff,0x15,0x0a,0x7e]
▲ Show 20 Lines • Show All 69,866 Lines • ▼ Show 20 Lines
// CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x08,0x00] // CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x08,0x00]
v_cvt_i32_f32_dpp v5, -v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 v_cvt_i32_f32_dpp v5, -v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00] // CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00]
v_cvt_i32_f32_dpp v5, |v1| quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 v_cvt_i32_f32_dpp v5, |v1| quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00] // CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0xfe,0x7f,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0xff,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_0 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x00,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x01,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_2 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x02,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_3 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x03,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_0 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x04,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x05,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_SEXT src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x0e,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PRESERVE src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x00,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_1
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x01,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_2
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x02,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_3
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x03,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x04,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x05,0x00]
v_mov_fed_b32_sdwa v5, sext(v1) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x0e,0x00]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x00]
v_mov_fed_b32_dpp v255, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0xfe,0x7f,0x01,0xe4,0x00,0x00]
v_mov_fed_b32_dpp v5, v255 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0xff,0xe4,0x00,0x00]
v_mov_fed_b32_dpp v5, v1 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x1b,0x00,0x00]
v_mov_fed_b32_dpp v5, v1 row_mirror row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x40,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_half_mirror row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x41,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_bcast:15 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x42,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_bcast:31 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x43,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 wave_shl:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x30,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 wave_rol:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x34,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 wave_shr:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x38,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 wave_ror:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x3c,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shl:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x01,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shl:15 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x0f,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shr:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x11,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shr:15 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x1f,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_ror:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x21,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_ror:15 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x2f,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x1 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x10]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x3 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x30]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0xf bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x1
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x01]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x3
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x03]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0xf
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 bound_ctrl:0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x08,0x00]
v_cvt_f16_f32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD v_cvt_f16_f32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00] // CHECK: [0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_cvt_f16_f32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD v_cvt_f16_f32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00] // CHECK: [0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00]
v_cvt_f16_f32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD v_cvt_f16_f32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00] // CHECK: [0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00]
▲ Show 20 Lines • Show All 24,108 Lines • Show Last 20 Lines

llvm/test/MC/AMDGPU/gfx9_asm_all.s

  • This file is larger than 256 KB, so syntax highlighting is disabled by default.
Show First 20 Lines • Show All 14,267 Lines • ▼ Show 20 Lines
// CHECK: [0xf7,0x30,0x85,0xbe] // CHECK: [0xf7,0x30,0x85,0xbe]
s_abs_i32 s5, 0xaf123456 s_abs_i32 s5, 0xaf123456
// CHECK: [0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf] // CHECK: [0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf]
s_abs_i32 s5, 0x3f717273 s_abs_i32 s5, 0x3f717273
// CHECK: [0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f] // CHECK: [0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f]
s_mov_fed_b32 s5, s1
// CHECK: [0x01,0x31,0x85,0xbe]
s_mov_fed_b32 s101, s1
// CHECK: [0x01,0x31,0xe5,0xbe]
s_mov_fed_b32 flat_scratch_lo, s1
// CHECK: [0x01,0x31,0xe6,0xbe]
s_mov_fed_b32 flat_scratch_hi, s1
// CHECK: [0x01,0x31,0xe7,0xbe]
s_mov_fed_b32 vcc_lo, s1
// CHECK: [0x01,0x31,0xea,0xbe]
s_mov_fed_b32 vcc_hi, s1
// CHECK: [0x01,0x31,0xeb,0xbe]
s_mov_fed_b32 m0, s1
// CHECK: [0x01,0x31,0xfc,0xbe]
s_mov_fed_b32 exec_lo, s1
// CHECK: [0x01,0x31,0xfe,0xbe]
s_mov_fed_b32 exec_hi, s1
// CHECK: [0x01,0x31,0xff,0xbe]
s_mov_fed_b32 s5, s101
// CHECK: [0x65,0x31,0x85,0xbe]
s_mov_fed_b32 s5, flat_scratch_lo
// CHECK: [0x66,0x31,0x85,0xbe]
s_mov_fed_b32 s5, flat_scratch_hi
// CHECK: [0x67,0x31,0x85,0xbe]
s_mov_fed_b32 s5, vcc_lo
// CHECK: [0x6a,0x31,0x85,0xbe]
s_mov_fed_b32 s5, vcc_hi
// CHECK: [0x6b,0x31,0x85,0xbe]
s_mov_fed_b32 s5, m0
// CHECK: [0x7c,0x31,0x85,0xbe]
s_mov_fed_b32 s5, exec_lo
// CHECK: [0x7e,0x31,0x85,0xbe]
s_mov_fed_b32 s5, exec_hi
// CHECK: [0x7f,0x31,0x85,0xbe]
s_mov_fed_b32 s5, 0
// CHECK: [0x80,0x31,0x85,0xbe]
s_mov_fed_b32 s5, -1
// CHECK: [0xc1,0x31,0x85,0xbe]
s_mov_fed_b32 s5, 0.5
// CHECK: [0xf0,0x31,0x85,0xbe]
s_mov_fed_b32 s5, -4.0
// CHECK: [0xf7,0x31,0x85,0xbe]
s_mov_fed_b32 s5, 0xaf123456
// CHECK: [0xff,0x31,0x85,0xbe,0x56,0x34,0x12,0xaf]
s_mov_fed_b32 s5, 0x3f717273
// CHECK: [0xff,0x31,0x85,0xbe,0x73,0x72,0x71,0x3f]
s_set_gpr_idx_idx s1 s_set_gpr_idx_idx s1
// CHECK: [0x01,0x32,0x80,0xbe] // CHECK: [0x01,0x32,0x80,0xbe]
s_set_gpr_idx_idx s101 s_set_gpr_idx_idx s101
// CHECK: [0x65,0x32,0x80,0xbe] // CHECK: [0x65,0x32,0x80,0xbe]
s_set_gpr_idx_idx flat_scratch_lo s_set_gpr_idx_idx flat_scratch_lo
// CHECK: [0x66,0x32,0x80,0xbe] // CHECK: [0x66,0x32,0x80,0xbe]
▲ Show 20 Lines • Show All 8,183 Lines • ▼ Show 20 Lines
// CHECK: [0x05,0x00,0x48,0xd1,0x01,0x01,0x00,0x20] // CHECK: [0x05,0x00,0x48,0xd1,0x01,0x01,0x00,0x20]
v_cvt_i32_f32_e64 v5, |v1| v_cvt_i32_f32_e64 v5, |v1|
// CHECK: [0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00] // CHECK: [0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00]
v_cvt_i32_f32_e64 v5, v1 clamp v_cvt_i32_f32_e64 v5, v1 clamp
// CHECK: [0x05,0x80,0x48,0xd1,0x01,0x01,0x00,0x00] // CHECK: [0x05,0x80,0x48,0xd1,0x01,0x01,0x00,0x00]
v_mov_fed_b32 v5, v1
// CHECK: [0x01,0x13,0x0a,0x7e]
v_mov_fed_b32 v255, v1
// CHECK: [0x01,0x13,0xfe,0x7f]
v_mov_fed_b32 v5, v255
// CHECK: [0xff,0x13,0x0a,0x7e]
v_mov_fed_b32 v5, s1
// CHECK: [0x01,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, s101
// CHECK: [0x65,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, flat_scratch_lo
// CHECK: [0x66,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, flat_scratch_hi
// CHECK: [0x67,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, vcc_lo
// CHECK: [0x6a,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, vcc_hi
// CHECK: [0x6b,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, m0
// CHECK: [0x7c,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, exec_lo
// CHECK: [0x7e,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, exec_hi
// CHECK: [0x7f,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, 0
// CHECK: [0x80,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, -1
// CHECK: [0xc1,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, 0.5
// CHECK: [0xf0,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, -4.0
// CHECK: [0xf7,0x12,0x0a,0x7e]
v_mov_fed_b32 v5, 0xaf123456
// CHECK: [0xff,0x12,0x0a,0x7e,0x56,0x34,0x12,0xaf]
v_mov_fed_b32 v5, 0x3f717273
// CHECK: [0xff,0x12,0x0a,0x7e,0x73,0x72,0x71,0x3f]
v_mov_fed_b32_e64 v5, v1
// CHECK: [0x05,0x00,0x49,0xd1,0x01,0x01,0x00,0x00]
v_mov_fed_b32_e64 v255, v1
// CHECK: [0xff,0x00,0x49,0xd1,0x01,0x01,0x00,0x00]
v_mov_fed_b32_e64 v5, v255
// CHECK: [0x05,0x00,0x49,0xd1,0xff,0x01,0x00,0x00]
v_mov_fed_b32_e64 v5, s1
// CHECK: [0x05,0x00,0x49,0xd1,0x01,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, s101
// CHECK: [0x05,0x00,0x49,0xd1,0x65,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, flat_scratch_lo
// CHECK: [0x05,0x00,0x49,0xd1,0x66,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, flat_scratch_hi
// CHECK: [0x05,0x00,0x49,0xd1,0x67,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, vcc_lo
// CHECK: [0x05,0x00,0x49,0xd1,0x6a,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, vcc_hi
// CHECK: [0x05,0x00,0x49,0xd1,0x6b,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, m0
// CHECK: [0x05,0x00,0x49,0xd1,0x7c,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, exec_lo
// CHECK: [0x05,0x00,0x49,0xd1,0x7e,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, exec_hi
// CHECK: [0x05,0x00,0x49,0xd1,0x7f,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, 0
// CHECK: [0x05,0x00,0x49,0xd1,0x80,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, -1
// CHECK: [0x05,0x00,0x49,0xd1,0xc1,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, 0.5
// CHECK: [0x05,0x00,0x49,0xd1,0xf0,0x00,0x00,0x00]
v_mov_fed_b32_e64 v5, -4.0
// CHECK: [0x05,0x00,0x49,0xd1,0xf7,0x00,0x00,0x00]
v_cvt_f16_f32 v5, v1 v_cvt_f16_f32 v5, v1
// CHECK: [0x01,0x15,0x0a,0x7e] // CHECK: [0x01,0x15,0x0a,0x7e]
v_cvt_f16_f32 v255, v1 v_cvt_f16_f32 v255, v1
// CHECK: [0x01,0x15,0xfe,0x7f] // CHECK: [0x01,0x15,0xfe,0x7f]
v_cvt_f16_f32 v5, v255 v_cvt_f16_f32 v5, v255
// CHECK: [0xff,0x15,0x0a,0x7e] // CHECK: [0xff,0x15,0x0a,0x7e]
▲ Show 20 Lines • Show All 61,808 Lines • ▼ Show 20 Lines
// CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x08,0x00] // CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x08,0x00]
v_cvt_i32_f32_dpp v5, -v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 v_cvt_i32_f32_dpp v5, -v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00] // CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00]
v_cvt_i32_f32_dpp v5, |v1| quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 v_cvt_i32_f32_dpp v5, |v1| quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00] // CHECK: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0xfe,0x7f,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0xff,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, s1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, s101 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x65,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, flat_scratch_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x66,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, flat_scratch_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x67,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, vcc_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x6a,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, vcc_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x6b,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, m0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x7c,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, exec_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x7e,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, exec_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x7f,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, 0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x80,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, -1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0xc1,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, 0.5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0xf0,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, -4.0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0xf7,0x06,0x86,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_0 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x00,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x01,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_2 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x02,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_3 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x03,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_0 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x04,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x05,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_SEXT src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x0e,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PRESERVE src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x00,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_1
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x01,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_2
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x02,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_3
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x03,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x04,0x00]
v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x05,0x00]
v_mov_fed_b32_sdwa v5, sext(v1) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x0e,0x00]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x00]
v_mov_fed_b32_dpp v255, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0xfe,0x7f,0x01,0xe4,0x00,0x00]
v_mov_fed_b32_dpp v5, v255 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0xff,0xe4,0x00,0x00]
v_mov_fed_b32_dpp v5, v1 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x1b,0x00,0x00]
v_mov_fed_b32_dpp v5, v1 row_mirror row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x40,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_half_mirror row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x41,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_bcast:15 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x42,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_bcast:31 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x43,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 wave_shl:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x30,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 wave_rol:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x34,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 wave_shr:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x38,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 wave_ror:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x3c,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shl:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x01,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shl:15 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x0f,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shr:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x11,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_shr:15 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x1f,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_ror:1 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x21,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 row_ror:15 row_mask:0x0 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0x2f,0x01,0x00]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x1 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x10]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x3 bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x30]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0xf bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] bank_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x1
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x01]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x3
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x03]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0xf
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f]
v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 bound_ctrl:0
// CHECK: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x08,0x00]
v_cvt_f16_f32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD v_cvt_f16_f32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00] // CHECK: [0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00]
v_cvt_f16_f32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD v_cvt_f16_f32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00] // CHECK: [0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00]
v_cvt_f16_f32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD v_cvt_f16_f32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD
// CHECK: [0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00] // CHECK: [0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00]
▲ Show 20 Lines • Show All 34,995 Lines • Show Last 20 Lines

llvm/test/MC/AMDGPU/lds_direct.s

Show All 10 Lines
// GFX9: v_mov_b32_e64 v0, src_lds_direct ; encoding: [0x00,0x00,0x41,0xd1,0xfe,0x00,0x00,0x00] // GFX9: v_mov_b32_e64 v0, src_lds_direct ; encoding: [0x00,0x00,0x41,0xd1,0xfe,0x00,0x00,0x00]
v_cvt_f64_i32 v[0:1], src_lds_direct v_cvt_f64_i32 v[0:1], src_lds_direct
// GFX9: v_cvt_f64_i32_e32 v[0:1], src_lds_direct ; encoding: [0xfe,0x08,0x00,0x7e] // GFX9: v_cvt_f64_i32_e32 v[0:1], src_lds_direct ; encoding: [0xfe,0x08,0x00,0x7e]
v_cvt_f64_i32_e64 v[0:1], src_lds_direct v_cvt_f64_i32_e64 v[0:1], src_lds_direct
// GFX9: v_cvt_f64_i32_e64 v[0:1], src_lds_direct ; encoding: [0x00,0x00,0x44,0xd1,0xfe,0x00,0x00,0x00] // GFX9: v_cvt_f64_i32_e64 v[0:1], src_lds_direct ; encoding: [0x00,0x00,0x44,0xd1,0xfe,0x00,0x00,0x00]
v_mov_fed_b32 v0, src_lds_direct
// GFX9: v_mov_fed_b32_e32 v0, src_lds_direct ; encoding: [0xfe,0x12,0x00,0x7e]
v_mov_fed_b32_e64 v0, src_lds_direct
// GFX9: v_mov_fed_b32_e64 v0, src_lds_direct ; encoding: [0x00,0x00,0x49,0xd1,0xfe,0x00,0x00,0x00]
v_fract_f32 v0, src_lds_direct v_fract_f32 v0, src_lds_direct
// GFX9: v_fract_f32_e32 v0, src_lds_direct ; encoding: [0xfe,0x36,0x00,0x7e] // GFX9: v_fract_f32_e32 v0, src_lds_direct ; encoding: [0xfe,0x36,0x00,0x7e]
v_fract_f32_e64 v0, src_lds_direct v_fract_f32_e64 v0, src_lds_direct
// GFX9: v_fract_f32_e64 v0, src_lds_direct ; encoding: [0x00,0x00,0x5b,0xd1,0xfe,0x00,0x00,0x00] // GFX9: v_fract_f32_e64 v0, src_lds_direct ; encoding: [0x00,0x00,0x5b,0xd1,0xfe,0x00,0x00,0x00]
v_cvt_f16_u16 v0, src_lds_direct v_cvt_f16_u16 v0, src_lds_direct
// GFX9: v_cvt_f16_u16_e32 v0, src_lds_direct ; encoding: [0xfe,0x72,0x00,0x7e] // GFX9: v_cvt_f16_u16_e32 v0, src_lds_direct ; encoding: [0xfe,0x72,0x00,0x7e]
▲ Show 20 Lines • Show All 83 Lines • Show Last 20 Lines

llvm/test/MC/AMDGPU/sop1.s

Show First 20 Lines • Show All 253 Lines • ▼ Show 20 Lines
s_cbranch_join 100 s_cbranch_join 100
// NOSICI: error: invalid operand for instruction // NOSICI: error: invalid operand for instruction
// NOGFX89: error: invalid operand for instruction // NOGFX89: error: invalid operand for instruction
s_abs_i32 s1, s2 s_abs_i32 s1, s2
// SICI: s_abs_i32 s1, s2 ; encoding: [0x02,0x34,0x81,0xbe] // SICI: s_abs_i32 s1, s2 ; encoding: [0x02,0x34,0x81,0xbe]
// GFX89: s_abs_i32 s1, s2 ; encoding: [0x02,0x30,0x81,0xbe] // GFX89: s_abs_i32 s1, s2 ; encoding: [0x02,0x30,0x81,0xbe]
s_mov_fed_b32 s1, s2
// SICI: s_mov_fed_b32 s1, s2 ; encoding: [0x02,0x35,0x81,0xbe]
s_set_gpr_idx_idx s0 s_set_gpr_idx_idx s0
// GFX89: s_set_gpr_idx_idx s0 ; encoding: [0x00,0x32,0x80,0xbe] // GFX89: s_set_gpr_idx_idx s0 ; encoding: [0x00,0x32,0x80,0xbe]
// NOSICI: error: instruction not supported on this GPU // NOSICI: error: instruction not supported on this GPU
s_andn1_saveexec_b64 s[100:101], s[2:3] s_andn1_saveexec_b64 s[100:101], s[2:3]
// GFX9: s_andn1_saveexec_b64 s[100:101], s[2:3] ; encoding: [0x02,0x33,0xe4,0xbe] // GFX9: s_andn1_saveexec_b64 s[100:101], s[2:3] ; encoding: [0x02,0x33,0xe4,0xbe]
// NOSICIVI: error: instruction not supported on this GPU // NOSICIVI: error: instruction not supported on this GPU
Show All 35 Lines

llvm/test/MC/AMDGPU/vop1.s

Show First 20 Lines • Show All 49 Lines • ▼ Show 20 Lines
v_cvt_f32_u32_e32 v1, v2 v_cvt_f32_u32_e32 v1, v2
// GCN: v_cvt_u32_f32_e32 v1, v2 ; encoding: [0x02,0x0f,0x02,0x7e // GCN: v_cvt_u32_f32_e32 v1, v2 ; encoding: [0x02,0x0f,0x02,0x7e
v_cvt_u32_f32_e32 v1, v2 v_cvt_u32_f32_e32 v1, v2
// GCN: v_cvt_i32_f32_e32 v1, v2 ; encoding: [0x02,0x11,0x02,0x7e] // GCN: v_cvt_i32_f32_e32 v1, v2 ; encoding: [0x02,0x11,0x02,0x7e]
v_cvt_i32_f32_e32 v1, v2 v_cvt_i32_f32_e32 v1, v2
// SICI: v_mov_fed_b32_e32 v1, v2 ; encoding: [0x02,0x13,0x02,0x7e]
// VI: v_mov_fed_b32_e32 v1, v2 ; encoding: [0x02,0x13,0x02,0x7e]
v_mov_fed_b32_e32 v1, v2
// GCN: v_cvt_f16_f32_e32 v1, v2 ; encoding: [0x02,0x15,0x02,0x7e] // GCN: v_cvt_f16_f32_e32 v1, v2 ; encoding: [0x02,0x15,0x02,0x7e]
v_cvt_f16_f32_e32 v1, v2 v_cvt_f16_f32_e32 v1, v2
// GCN: v_cvt_f32_f16_e32 v1, v2 ; encoding: [0x02,0x17,0x02,0x7e] // GCN: v_cvt_f32_f16_e32 v1, v2 ; encoding: [0x02,0x17,0x02,0x7e]
v_cvt_f32_f16_e32 v1, v2 v_cvt_f32_f16_e32 v1, v2
// GCN: v_cvt_rpi_i32_f32_e32 v1, v2 ; encoding: [0x02,0x19,0x02,0x7e] // GCN: v_cvt_rpi_i32_f32_e32 v1, v2 ; encoding: [0x02,0x19,0x02,0x7e]
v_cvt_rpi_i32_f32_e32 v1, v2 v_cvt_rpi_i32_f32_e32 v1, v2
▲ Show 20 Lines • Show All 311 Lines • Show Last 20 Lines

llvm/test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt

Show First 20 Lines • Show All 15,701 Lines • ▼ Show 20 Lines
0x66,0x04,0xe8,0xbe 0x66,0x04,0xe8,0xbe
# GFX10: s_mov_b64 s[104:105], s[2:3] ; encoding: [0x02,0x04,0xe8,0xbe] # GFX10: s_mov_b64 s[104:105], s[2:3] ; encoding: [0x02,0x04,0xe8,0xbe]
0x02,0x04,0xe8,0xbe 0x02,0x04,0xe8,0xbe
# GFX10: s_mov_b64 vcc, s[2:3] ; encoding: [0x02,0x04,0xea,0xbe] # GFX10: s_mov_b64 vcc, s[2:3] ; encoding: [0x02,0x04,0xea,0xbe]
0x02,0x04,0xea,0xbe 0x02,0x04,0xea,0xbe
# GFX10: s_mov_fed_b32 exec_hi, s1 ; encoding: [0x01,0x35,0xff,0xbe]
0x01,0x35,0xff,0xbe
# GFX10: s_mov_fed_b32 exec_lo, s1 ; encoding: [0x01,0x35,0xfe,0xbe]
0x01,0x35,0xfe,0xbe
# GFX10: s_mov_fed_b32 m0, s1 ; encoding: [0x01,0x35,0xfc,0xbe]
0x01,0x35,0xfc,0xbe
# GFX10: s_mov_fed_b32 s0, -1 ; encoding: [0xc1,0x35,0x80,0xbe]
0xc1,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s0, -4.0 ; encoding: [0xf7,0x35,0x80,0xbe]
0xf7,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s0, 0 ; encoding: [0x80,0x35,0x80,0xbe]
0x80,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s0, 0.5 ; encoding: [0xf0,0x35,0x80,0xbe]
0xf0,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s0, 0x3f717273 ; encoding: [0xff,0x35,0x80,0xbe,0x73,0x72,0x71,0x3f]
0xff,0x35,0x80,0xbe,0x73,0x72,0x71,0x3f
# GFX10: s_mov_fed_b32 s0, 0xaf123456 ; encoding: [0xff,0x35,0x80,0xbe,0x56,0x34,0x12,0xaf]
0xff,0x35,0x80,0xbe,0x56,0x34,0x12,0xaf
# GFX10: s_mov_fed_b32 s0, exec_hi ; encoding: [0x7f,0x35,0x80,0xbe]
0x7f,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s0, exec_lo ; encoding: [0x7e,0x35,0x80,0xbe]
0x7e,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s0, m0 ; encoding: [0x7c,0x35,0x80,0xbe]
0x7c,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s0, s1 ; encoding: [0x01,0x35,0x80,0xbe]
0x01,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s0, s104 ; encoding: [0x68,0x35,0x80,0xbe]
0x68,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s0, vcc_hi ; encoding: [0x6b,0x35,0x80,0xbe]
0x6b,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s0, vcc_lo ; encoding: [0x6a,0x35,0x80,0xbe]
0x6a,0x35,0x80,0xbe
# GFX10: s_mov_fed_b32 s105, s1 ; encoding: [0x01,0x35,0xe9,0xbe]
0x01,0x35,0xe9,0xbe
# GFX10: s_mov_fed_b32 s105, s104 ; encoding: [0x68,0x35,0xe9,0xbe]
0x68,0x35,0xe9,0xbe
# GFX10: s_mov_fed_b32 vcc_hi, s1 ; encoding: [0x01,0x35,0xeb,0xbe]
0x01,0x35,0xeb,0xbe
# GFX10: s_mov_fed_b32 vcc_lo, s1 ; encoding: [0x01,0x35,0xea,0xbe]
0x01,0x35,0xea,0xbe
# GFX10: s_movk_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb0] # GFX10: s_movk_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb0]
0x34,0x12,0x7f,0xb0 0x34,0x12,0x7f,0xb0
# GFX10: s_movk_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb0] # GFX10: s_movk_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb0]
0x34,0x12,0x7e,0xb0 0x34,0x12,0x7e,0xb0
# GFX10: s_movk_i32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb0] # GFX10: s_movk_i32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb0]
0x34,0x12,0x7c,0xb0 0x34,0x12,0x7c,0xb0
▲ Show 20 Lines • Show All 70,221 Lines • ▼ Show 20 Lines
0xf9,0x02,0x0a,0x7e,0xff,0x06,0x06,0x00 0xf9,0x02,0x0a,0x7e,0xff,0x06,0x06,0x00
# GFX10: v_mov_b32_sdwa v5, vcc_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x02,0x0a,0x7e,0x6b,0x06,0x86,0x00] # GFX10: v_mov_b32_sdwa v5, vcc_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x02,0x0a,0x7e,0x6b,0x06,0x86,0x00]
0xf9,0x02,0x0a,0x7e,0x6b,0x06,0x86,0x00 0xf9,0x02,0x0a,0x7e,0x6b,0x06,0x86,0x00
# GFX10: v_mov_b32_sdwa v5, vcc_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x02,0x0a,0x7e,0x6a,0x06,0x86,0x00] # GFX10: v_mov_b32_sdwa v5, vcc_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x02,0x0a,0x7e,0x6a,0x06,0x86,0x00]
0xf9,0x02,0x0a,0x7e,0x6a,0x06,0x86,0x00 0xf9,0x02,0x0a,0x7e,0x6a,0x06,0x86,0x00
# GFX10: v_mov_fed_b32_dpp v255, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0xfe,0x7f,0x01,0xe4,0x00,0x00]
0xfa,0x12,0xfe,0x7f,0x01,0xe4,0x00,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 bound_ctrl:0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x08,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x08,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x1 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x01]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x01
# GFX10: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x3 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x03]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x03
# GFX10: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0xf ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f
# GFX10: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x1 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x10]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x10
# GFX10: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x3 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x30]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x30
# GFX10: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0xf bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0
# GFX10: v_mov_fed_b32_dpp v5, v1 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x1b,0x00,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x1b,0x00,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_half_mirror row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x41,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x41,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_mirror row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x40,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x40,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_ror:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x21,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x21,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_ror:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x2f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x2f,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_share:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x51,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x51,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_share:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x5f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x5f,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_shl:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x01,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x01,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_shl:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x0f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x0f,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_shr:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x11,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x11,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_shr:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x1f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x1f,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_xmask:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x61,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x61,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v1 row_xmask:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x6f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x6f,0x01,0x00
# GFX10: v_mov_fed_b32_dpp v5, v255 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0xff,0xe4,0x00,0x00]
0xfa,0x12,0x0a,0x7e,0xff,0xe4,0x00,0x00
# GFX10: v_mov_fed_b32_e32 v255, v1 ; encoding: [0x01,0x13,0xfe,0x7f]
0x01,0x13,0xfe,0x7f
# GFX10: v_mov_fed_b32_e32 v5, -1 ; encoding: [0xc1,0x12,0x0a,0x7e]
0xc1,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, -4.0 ; encoding: [0xf7,0x12,0x0a,0x7e]
0xf7,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, 0 ; encoding: [0x80,0x12,0x0a,0x7e]
0x80,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, 0.5 ; encoding: [0xf0,0x12,0x0a,0x7e]
0xf0,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, 0x3f717273 ; encoding: [0xff,0x12,0x0a,0x7e,0x73,0x72,0x71,0x3f]
0xff,0x12,0x0a,0x7e,0x73,0x72,0x71,0x3f
# GFX10: v_mov_fed_b32_e32 v5, 0xaf123456 ; encoding: [0xff,0x12,0x0a,0x7e,0x56,0x34,0x12,0xaf]
0xff,0x12,0x0a,0x7e,0x56,0x34,0x12,0xaf
# GFX10: v_mov_fed_b32_e32 v5, exec_hi ; encoding: [0x7f,0x12,0x0a,0x7e]
0x7f,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, exec_lo ; encoding: [0x7e,0x12,0x0a,0x7e]
0x7e,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, m0 ; encoding: [0x7c,0x12,0x0a,0x7e]
0x7c,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, s1 ; encoding: [0x01,0x12,0x0a,0x7e]
0x01,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, s103 ; encoding: [0x67,0x12,0x0a,0x7e]
0x67,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, ttmp11 ; encoding: [0x77,0x12,0x0a,0x7e]
0x77,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, v1 ; encoding: [0x01,0x13,0x0a,0x7e]
0x01,0x13,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, v255 ; encoding: [0xff,0x13,0x0a,0x7e]
0xff,0x13,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, vcc_hi ; encoding: [0x6b,0x12,0x0a,0x7e]
0x6b,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e32 v5, vcc_lo ; encoding: [0x6a,0x12,0x0a,0x7e]
0x6a,0x12,0x0a,0x7e
# GFX10: v_mov_fed_b32_e64 v255, v1 ; encoding: [0xff,0x00,0x89,0xd5,0x01,0x01,0x00,0x00]
0xff,0x00,0x89,0xd5,0x01,0x01,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, -1 ; encoding: [0x05,0x00,0x89,0xd5,0xc1,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0xc1,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, -4.0 ; encoding: [0x05,0x00,0x89,0xd5,0xf7,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0xf7,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, 0 ; encoding: [0x05,0x00,0x89,0xd5,0x80,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0x80,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, 0.5 ; encoding: [0x05,0x00,0x89,0xd5,0xf0,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0xf0,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, exec_hi ; encoding: [0x05,0x00,0x89,0xd5,0x7f,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0x7f,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, exec_lo ; encoding: [0x05,0x00,0x89,0xd5,0x7e,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0x7e,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, m0 ; encoding: [0x05,0x00,0x89,0xd5,0x7c,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0x7c,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, s1 ; encoding: [0x05,0x00,0x89,0xd5,0x01,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0x01,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, s101 ; encoding: [0x05,0x00,0x89,0xd5,0x65,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0x65,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, v1 ; encoding: [0x05,0x00,0x89,0xd5,0x01,0x01,0x00,0x00]
0x05,0x00,0x89,0xd5,0x01,0x01,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, v255 ; encoding: [0x05,0x00,0x89,0xd5,0xff,0x01,0x00,0x00]
0x05,0x00,0x89,0xd5,0xff,0x01,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, vcc_hi ; encoding: [0x05,0x00,0x89,0xd5,0x6b,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0x6b,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_e64 v5, vcc_lo ; encoding: [0x05,0x00,0x89,0xd5,0x6a,0x00,0x00,0x00]
0x05,0x00,0x89,0xd5,0x6a,0x00,0x00,0x00
# GFX10: v_mov_fed_b32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0xfe,0x7f,0x01,0x06,0x06,0x00]
0xf9,0x12,0xfe,0x7f,0x01,0x06,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, exec_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x7f,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x7f,0x06,0x86,0x00
# GFX10: v_mov_fed_b32_sdwa v5, exec_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x7e,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x7e,0x06,0x86,0x00
# GFX10: v_mov_fed_b32_sdwa v5, m0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x7c,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x7c,0x06,0x86,0x00
# GFX10: v_mov_fed_b32_sdwa v5, s1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x86,0x00
# GFX10: v_mov_fed_b32_sdwa v5, s101 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x65,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x65,0x06,0x86,0x00
# GFX10: v_mov_fed_b32_sdwa v5, sext(v1) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x0e,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x0e,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_0 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x00,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x00,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x01,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x01,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_2 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x02,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x02,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_3 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x03,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x03,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x00,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x00,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_1 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x01,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x01,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_2 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x02,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x02,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_3 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x03,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x03,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x04,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x04,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x05,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x05,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PRESERVE src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_SEXT src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x0e,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x0e,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_0 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x04,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x04,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x05,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x05,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0xff,0x06,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0xff,0x06,0x06,0x00
# GFX10: v_mov_fed_b32_sdwa v5, vcc_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x6b,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x6b,0x06,0x86,0x00
# GFX10: v_mov_fed_b32_sdwa v5, vcc_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x6a,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x6a,0x06,0x86,0x00
# GFX10: v_movreld_b32_e32 v255, v1 ; encoding: [0x01,0x85,0xfe,0x7f] # GFX10: v_movreld_b32_e32 v255, v1 ; encoding: [0x01,0x85,0xfe,0x7f]
0x01,0x85,0xfe,0x7f 0x01,0x85,0xfe,0x7f
# GFX10: v_movreld_b32_e32 v5, -1 ; encoding: [0xc1,0x84,0x0a,0x7e] # GFX10: v_movreld_b32_e32 v5, -1 ; encoding: [0xc1,0x84,0x0a,0x7e]
0xc1,0x84,0x0a,0x7e 0xc1,0x84,0x0a,0x7e
# GFX10: v_movreld_b32_e32 v5, -4.0 ; encoding: [0xf7,0x84,0x0a,0x7e] # GFX10: v_movreld_b32_e32 v5, -4.0 ; encoding: [0xf7,0x84,0x0a,0x7e]
0xf7,0x84,0x0a,0x7e 0xf7,0x84,0x0a,0x7e
▲ Show 20 Lines • Show All 12,780 Lines • Show Last 20 Lines

llvm/test/MC/Disassembler/AMDGPU/gfx10_dasm_dpp8.txt

Show All 10 Lines
0xe9,0x0c,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xe9,0x0c,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_cvt_u32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa] # GFX10: v_cvt_u32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xe9,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xe9,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_cvt_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa] # GFX10: v_cvt_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xe9,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xe9,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_mov_fed_b32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x12,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xe9,0x12,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_cvt_f16_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa] # GFX10: v_cvt_f16_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xe9,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xe9,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_cvt_f32_f16_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa] # GFX10: v_cvt_f32_f16_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xe9,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xe9,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_cvt_rpi_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa] # GFX10: v_cvt_rpi_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] ; encoding: [0xe9,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xe9,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xe9,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa
▲ Show 20 Lines • Show All 233 Lines • ▼ Show 20 Lines
0xea,0x0c,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xea,0x0c,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_cvt_u32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa] # GFX10: v_cvt_u32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xea,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xea,0x0e,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_cvt_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa] # GFX10: v_cvt_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xea,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xea,0x10,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_mov_fed_b32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x12,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xea,0x12,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_cvt_f16_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa] # GFX10: v_cvt_f16_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xea,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xea,0x14,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_cvt_f32_f16_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa] # GFX10: v_cvt_f32_f16_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xea,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xea,0x16,0x0a,0x7e,0x01,0x88,0xc6,0xfa
# GFX10: v_cvt_rpi_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa] # GFX10: v_cvt_rpi_i32_f32_dpp v5, v1 dpp8:[0,1,2,3,4,5,6,7] fi:1 ; encoding: [0xea,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa]
0xea,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa 0xea,0x18,0x0a,0x7e,0x01,0x88,0xc6,0xfa
▲ Show 20 Lines • Show All 277 Lines • Show Last 20 Lines

llvm/test/MC/Disassembler/AMDGPU/gfx8_dasm_all.txt

Show First 20 Lines • Show All 14,289 Lines • ▼ Show 20 Lines
0xf7,0x30,0x85,0xbe 0xf7,0x30,0x85,0xbe
# CHECK: s_abs_i32 s5, 0xaf123456 ; encoding: [0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf] # CHECK: s_abs_i32 s5, 0xaf123456 ; encoding: [0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf]
0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf 0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf
# CHECK: s_abs_i32 s5, 0x3f717273 ; encoding: [0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f] # CHECK: s_abs_i32 s5, 0x3f717273 ; encoding: [0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f]
0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f 0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f
# CHECK: s_mov_fed_b32 s5, s1 ; encoding: [0x01,0x31,0x85,0xbe]
0x01,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s101, s1 ; encoding: [0x01,0x31,0xe5,0xbe]
0x01,0x31,0xe5,0xbe
# CHECK: s_mov_fed_b32 flat_scratch_lo, s1 ; encoding: [0x01,0x31,0xe6,0xbe]
0x01,0x31,0xe6,0xbe
# CHECK: s_mov_fed_b32 flat_scratch_hi, s1 ; encoding: [0x01,0x31,0xe7,0xbe]
0x01,0x31,0xe7,0xbe
# CHECK: s_mov_fed_b32 vcc_lo, s1 ; encoding: [0x01,0x31,0xea,0xbe]
0x01,0x31,0xea,0xbe
# CHECK: s_mov_fed_b32 vcc_hi, s1 ; encoding: [0x01,0x31,0xeb,0xbe]
0x01,0x31,0xeb,0xbe
# CHECK: s_mov_fed_b32 tba_lo, s1 ; encoding: [0x01,0x31,0xec,0xbe]
0x01,0x31,0xec,0xbe
# CHECK: s_mov_fed_b32 tba_hi, s1 ; encoding: [0x01,0x31,0xed,0xbe]
0x01,0x31,0xed,0xbe
# CHECK: s_mov_fed_b32 tma_lo, s1 ; encoding: [0x01,0x31,0xee,0xbe]
0x01,0x31,0xee,0xbe
# CHECK: s_mov_fed_b32 tma_hi, s1 ; encoding: [0x01,0x31,0xef,0xbe]
0x01,0x31,0xef,0xbe
# CHECK: s_mov_fed_b32 ttmp11, s1 ; encoding: [0x01,0x31,0xfb,0xbe]
0x01,0x31,0xfb,0xbe
# CHECK: s_mov_fed_b32 m0, s1 ; encoding: [0x01,0x31,0xfc,0xbe]
0x01,0x31,0xfc,0xbe
# CHECK: s_mov_fed_b32 exec_lo, s1 ; encoding: [0x01,0x31,0xfe,0xbe]
0x01,0x31,0xfe,0xbe
# CHECK: s_mov_fed_b32 exec_hi, s1 ; encoding: [0x01,0x31,0xff,0xbe]
0x01,0x31,0xff,0xbe
# CHECK: s_mov_fed_b32 s5, s101 ; encoding: [0x65,0x31,0x85,0xbe]
0x65,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, flat_scratch_lo ; encoding: [0x66,0x31,0x85,0xbe]
0x66,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, flat_scratch_hi ; encoding: [0x67,0x31,0x85,0xbe]
0x67,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, vcc_lo ; encoding: [0x6a,0x31,0x85,0xbe]
0x6a,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, vcc_hi ; encoding: [0x6b,0x31,0x85,0xbe]
0x6b,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, tba_lo ; encoding: [0x6c,0x31,0x85,0xbe]
0x6c,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, tba_hi ; encoding: [0x6d,0x31,0x85,0xbe]
0x6d,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, tma_lo ; encoding: [0x6e,0x31,0x85,0xbe]
0x6e,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, tma_hi ; encoding: [0x6f,0x31,0x85,0xbe]
0x6f,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, ttmp11 ; encoding: [0x7b,0x31,0x85,0xbe]
0x7b,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, m0 ; encoding: [0x7c,0x31,0x85,0xbe]
0x7c,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, exec_lo ; encoding: [0x7e,0x31,0x85,0xbe]
0x7e,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, exec_hi ; encoding: [0x7f,0x31,0x85,0xbe]
0x7f,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, 0 ; encoding: [0x80,0x31,0x85,0xbe]
0x80,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, -1 ; encoding: [0xc1,0x31,0x85,0xbe]
0xc1,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, 0.5 ; encoding: [0xf0,0x31,0x85,0xbe]
0xf0,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, -4.0 ; encoding: [0xf7,0x31,0x85,0xbe]
0xf7,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, 0xaf123456 ; encoding: [0xff,0x31,0x85,0xbe,0x56,0x34,0x12,0xaf]
0xff,0x31,0x85,0xbe,0x56,0x34,0x12,0xaf
# CHECK: s_mov_fed_b32 s5, 0x3f717273 ; encoding: [0xff,0x31,0x85,0xbe,0x73,0x72,0x71,0x3f]
0xff,0x31,0x85,0xbe,0x73,0x72,0x71,0x3f
# CHECK: s_set_gpr_idx_idx s1 ; encoding: [0x01,0x32,0x80,0xbe] # CHECK: s_set_gpr_idx_idx s1 ; encoding: [0x01,0x32,0x80,0xbe]
0x01,0x32,0x80,0xbe 0x01,0x32,0x80,0xbe
# CHECK: s_set_gpr_idx_idx s101 ; encoding: [0x65,0x32,0x80,0xbe] # CHECK: s_set_gpr_idx_idx s101 ; encoding: [0x65,0x32,0x80,0xbe]
0x65,0x32,0x80,0xbe 0x65,0x32,0x80,0xbe
# CHECK: s_set_gpr_idx_idx flat_scratch_lo ; encoding: [0x66,0x32,0x80,0xbe] # CHECK: s_set_gpr_idx_idx flat_scratch_lo ; encoding: [0x66,0x32,0x80,0xbe]
0x66,0x32,0x80,0xbe 0x66,0x32,0x80,0xbe
▲ Show 20 Lines • Show All 10,601 Lines • ▼ Show 20 Lines
0x05,0x00,0x48,0xd1,0xf7,0x00,0x00,0x00 0x05,0x00,0x48,0xd1,0xf7,0x00,0x00,0x00
# CHECK: v_cvt_i32_f32_e64 v5, -v1 ; encoding: [0x05,0x00,0x48,0xd1,0x01,0x01,0x00,0x20] # CHECK: v_cvt_i32_f32_e64 v5, -v1 ; encoding: [0x05,0x00,0x48,0xd1,0x01,0x01,0x00,0x20]
0x05,0x00,0x48,0xd1,0x01,0x01,0x00,0x20 0x05,0x00,0x48,0xd1,0x01,0x01,0x00,0x20
# CHECK: v_cvt_i32_f32_e64 v5, |v1| ; encoding: [0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00] # CHECK: v_cvt_i32_f32_e64 v5, |v1| ; encoding: [0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00]
0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00 0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00
# CHECK: v_mov_fed_b32_e32 v5, v1 ; encoding: [0x01,0x13,0x0a,0x7e]
0x01,0x13,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v255, v1 ; encoding: [0x01,0x13,0xfe,0x7f]
0x01,0x13,0xfe,0x7f
# CHECK: v_mov_fed_b32_e32 v5, v255 ; encoding: [0xff,0x13,0x0a,0x7e]
0xff,0x13,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, s1 ; encoding: [0x01,0x12,0x0a,0x7e]
0x01,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, s101 ; encoding: [0x65,0x12,0x0a,0x7e]
0x65,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, flat_scratch_lo ; encoding: [0x66,0x12,0x0a,0x7e]
0x66,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, flat_scratch_hi ; encoding: [0x67,0x12,0x0a,0x7e]
0x67,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, vcc_lo ; encoding: [0x6a,0x12,0x0a,0x7e]
0x6a,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, vcc_hi ; encoding: [0x6b,0x12,0x0a,0x7e]
0x6b,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, tba_lo ; encoding: [0x6c,0x12,0x0a,0x7e]
0x6c,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, tba_hi ; encoding: [0x6d,0x12,0x0a,0x7e]
0x6d,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, tma_lo ; encoding: [0x6e,0x12,0x0a,0x7e]
0x6e,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, tma_hi ; encoding: [0x6f,0x12,0x0a,0x7e]
0x6f,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, ttmp11 ; encoding: [0x7b,0x12,0x0a,0x7e]
0x7b,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, m0 ; encoding: [0x7c,0x12,0x0a,0x7e]
0x7c,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, exec_lo ; encoding: [0x7e,0x12,0x0a,0x7e]
0x7e,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, exec_hi ; encoding: [0x7f,0x12,0x0a,0x7e]
0x7f,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, 0 ; encoding: [0x80,0x12,0x0a,0x7e]
0x80,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, -1 ; encoding: [0xc1,0x12,0x0a,0x7e]
0xc1,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, 0.5 ; encoding: [0xf0,0x12,0x0a,0x7e]
0xf0,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, -4.0 ; encoding: [0xf7,0x12,0x0a,0x7e]
0xf7,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, 0xaf123456 ; encoding: [0xff,0x12,0x0a,0x7e,0x56,0x34,0x12,0xaf]
0xff,0x12,0x0a,0x7e,0x56,0x34,0x12,0xaf
# CHECK: v_mov_fed_b32_e32 v5, 0x3f717273 ; encoding: [0xff,0x12,0x0a,0x7e,0x73,0x72,0x71,0x3f]
0xff,0x12,0x0a,0x7e,0x73,0x72,0x71,0x3f
# CHECK: v_mov_fed_b32_e64 v5, v1 ; encoding: [0x05,0x00,0x49,0xd1,0x01,0x01,0x00,0x00]
0x05,0x00,0x49,0xd1,0x01,0x01,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v255, v1 ; encoding: [0xff,0x00,0x49,0xd1,0x01,0x01,0x00,0x00]
0xff,0x00,0x49,0xd1,0x01,0x01,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, v255 ; encoding: [0x05,0x00,0x49,0xd1,0xff,0x01,0x00,0x00]
0x05,0x00,0x49,0xd1,0xff,0x01,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, s1 ; encoding: [0x05,0x00,0x49,0xd1,0x01,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x01,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, s101 ; encoding: [0x05,0x00,0x49,0xd1,0x65,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x65,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, flat_scratch_lo ; encoding: [0x05,0x00,0x49,0xd1,0x66,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x66,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, flat_scratch_hi ; encoding: [0x05,0x00,0x49,0xd1,0x67,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x67,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, vcc_lo ; encoding: [0x05,0x00,0x49,0xd1,0x6a,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x6a,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, vcc_hi ; encoding: [0x05,0x00,0x49,0xd1,0x6b,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x6b,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, tba_lo ; encoding: [0x05,0x00,0x49,0xd1,0x6c,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x6c,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, tba_hi ; encoding: [0x05,0x00,0x49,0xd1,0x6d,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x6d,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, tma_lo ; encoding: [0x05,0x00,0x49,0xd1,0x6e,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x6e,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, tma_hi ; encoding: [0x05,0x00,0x49,0xd1,0x6f,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x6f,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, ttmp11 ; encoding: [0x05,0x00,0x49,0xd1,0x7b,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x7b,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, m0 ; encoding: [0x05,0x00,0x49,0xd1,0x7c,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x7c,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, exec_lo ; encoding: [0x05,0x00,0x49,0xd1,0x7e,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x7e,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, exec_hi ; encoding: [0x05,0x00,0x49,0xd1,0x7f,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x7f,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, 0 ; encoding: [0x05,0x00,0x49,0xd1,0x80,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x80,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, -1 ; encoding: [0x05,0x00,0x49,0xd1,0xc1,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0xc1,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, 0.5 ; encoding: [0x05,0x00,0x49,0xd1,0xf0,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0xf0,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, -4.0 ; encoding: [0x05,0x00,0x49,0xd1,0xf7,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0xf7,0x00,0x00,0x00
# CHECK: v_cvt_f16_f32_e32 v5, v1 ; encoding: [0x01,0x15,0x0a,0x7e] # CHECK: v_cvt_f16_f32_e32 v5, v1 ; encoding: [0x01,0x15,0x0a,0x7e]
0x01,0x15,0x0a,0x7e 0x01,0x15,0x0a,0x7e
# CHECK: v_cvt_f16_f32_e32 v255, v1 ; encoding: [0x01,0x15,0xfe,0x7f] # CHECK: v_cvt_f16_f32_e32 v255, v1 ; encoding: [0x01,0x15,0xfe,0x7f]
0x01,0x15,0xfe,0x7f 0x01,0x15,0xfe,0x7f
# CHECK: v_cvt_f16_f32_e32 v5, v255 ; encoding: [0xff,0x15,0x0a,0x7e] # CHECK: v_cvt_f16_f32_e32 v5, v255 ; encoding: [0xff,0x15,0x0a,0x7e]
0xff,0x15,0x0a,0x7e 0xff,0x15,0x0a,0x7e
▲ Show 20 Lines • Show All 69,791 Lines • ▼ Show 20 Lines
0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x08,0x00 0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x08,0x00
# CHECK: v_cvt_i32_f32_dpp v5, -v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00] # CHECK: v_cvt_i32_f32_dpp v5, -v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00]
0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00 0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00
# CHECK: v_cvt_i32_f32_dpp v5, |v1| quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00] # CHECK: v_cvt_i32_f32_dpp v5, |v1| quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00]
0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00 0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0xfe,0x7f,0x01,0x06,0x06,0x00]
0xf9,0x12,0xfe,0x7f,0x01,0x06,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0xff,0x06,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0xff,0x06,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_0 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x00,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x00,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x01,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x01,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_2 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x02,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x02,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_3 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x03,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x03,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_0 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x04,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x04,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x05,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x05,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_SEXT src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x0e,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x0e,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PRESERVE src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x00,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x00,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_1 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x01,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x01,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_2 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x02,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x02,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_3 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x03,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x03,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x04,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x04,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x05,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x05,0x00
# CHECK: v_mov_fed_b32_sdwa v5, sext(v1) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x0e,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x0e,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x00
# CHECK: v_mov_fed_b32_dpp v255, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0xfe,0x7f,0x01,0xe4,0x00,0x00]
0xfa,0x12,0xfe,0x7f,0x01,0xe4,0x00,0x00
# CHECK: v_mov_fed_b32_dpp v5, v255 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0xff,0xe4,0x00,0x00]
0xfa,0x12,0x0a,0x7e,0xff,0xe4,0x00,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x1b,0x00,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x1b,0x00,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_mirror row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x40,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x40,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_half_mirror row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x41,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x41,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_bcast:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x42,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x42,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_bcast:31 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x43,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x43,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 wave_shl:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x30,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x30,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 wave_rol:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x34,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x34,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 wave_shr:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x38,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x38,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 wave_ror:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x3c,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x3c,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_shl:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x01,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x01,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_shl:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x0f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x0f,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_shr:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x11,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x11,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_shr:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x1f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x1f,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_ror:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x21,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x21,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_ror:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x2f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x2f,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x1 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x10]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x10
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x3 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x30]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x30
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0xf bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x1 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x01]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x01
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x3 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x03]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x03
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0xf ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 bound_ctrl:0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x08,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x08,0x00
# CHECK: v_cvt_f16_f32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00] # CHECK: v_cvt_f16_f32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00]
0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00 0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00
# CHECK: v_cvt_f16_f32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00] # CHECK: v_cvt_f16_f32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00]
0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00 0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00
# CHECK: v_cvt_f16_f32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00] # CHECK: v_cvt_f16_f32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00]
0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00 0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00
▲ Show 20 Lines • Show All 21,735 Lines • Show Last 20 Lines

llvm/test/MC/Disassembler/AMDGPU/gfx9_dasm_all.txt

Show First 20 Lines • Show All 13,377 Lines • ▼ Show 20 Lines
0xf7,0x30,0x85,0xbe 0xf7,0x30,0x85,0xbe
# CHECK: s_abs_i32 s5, 0xaf123456 ; encoding: [0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf] # CHECK: s_abs_i32 s5, 0xaf123456 ; encoding: [0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf]
0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf 0xff,0x30,0x85,0xbe,0x56,0x34,0x12,0xaf
# CHECK: s_abs_i32 s5, 0x3f717273 ; encoding: [0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f] # CHECK: s_abs_i32 s5, 0x3f717273 ; encoding: [0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f]
0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f 0xff,0x30,0x85,0xbe,0x73,0x72,0x71,0x3f
# CHECK: s_mov_fed_b32 s5, s1 ; encoding: [0x01,0x31,0x85,0xbe]
0x01,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s101, s1 ; encoding: [0x01,0x31,0xe5,0xbe]
0x01,0x31,0xe5,0xbe
# CHECK: s_mov_fed_b32 flat_scratch_lo, s1 ; encoding: [0x01,0x31,0xe6,0xbe]
0x01,0x31,0xe6,0xbe
# CHECK: s_mov_fed_b32 flat_scratch_hi, s1 ; encoding: [0x01,0x31,0xe7,0xbe]
0x01,0x31,0xe7,0xbe
# CHECK: s_mov_fed_b32 vcc_lo, s1 ; encoding: [0x01,0x31,0xea,0xbe]
0x01,0x31,0xea,0xbe
# CHECK: s_mov_fed_b32 vcc_hi, s1 ; encoding: [0x01,0x31,0xeb,0xbe]
0x01,0x31,0xeb,0xbe
# CHECK: s_mov_fed_b32 m0, s1 ; encoding: [0x01,0x31,0xfc,0xbe]
0x01,0x31,0xfc,0xbe
# CHECK: s_mov_fed_b32 exec_lo, s1 ; encoding: [0x01,0x31,0xfe,0xbe]
0x01,0x31,0xfe,0xbe
# CHECK: s_mov_fed_b32 exec_hi, s1 ; encoding: [0x01,0x31,0xff,0xbe]
0x01,0x31,0xff,0xbe
# CHECK: s_mov_fed_b32 s5, s101 ; encoding: [0x65,0x31,0x85,0xbe]
0x65,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, flat_scratch_lo ; encoding: [0x66,0x31,0x85,0xbe]
0x66,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, flat_scratch_hi ; encoding: [0x67,0x31,0x85,0xbe]
0x67,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, vcc_lo ; encoding: [0x6a,0x31,0x85,0xbe]
0x6a,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, vcc_hi ; encoding: [0x6b,0x31,0x85,0xbe]
0x6b,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, m0 ; encoding: [0x7c,0x31,0x85,0xbe]
0x7c,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, exec_lo ; encoding: [0x7e,0x31,0x85,0xbe]
0x7e,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, exec_hi ; encoding: [0x7f,0x31,0x85,0xbe]
0x7f,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, 0 ; encoding: [0x80,0x31,0x85,0xbe]
0x80,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, -1 ; encoding: [0xc1,0x31,0x85,0xbe]
0xc1,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, 0.5 ; encoding: [0xf0,0x31,0x85,0xbe]
0xf0,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, -4.0 ; encoding: [0xf7,0x31,0x85,0xbe]
0xf7,0x31,0x85,0xbe
# CHECK: s_mov_fed_b32 s5, 0xaf123456 ; encoding: [0xff,0x31,0x85,0xbe,0x56,0x34,0x12,0xaf]
0xff,0x31,0x85,0xbe,0x56,0x34,0x12,0xaf
# CHECK: s_mov_fed_b32 s5, 0x3f717273 ; encoding: [0xff,0x31,0x85,0xbe,0x73,0x72,0x71,0x3f]
0xff,0x31,0x85,0xbe,0x73,0x72,0x71,0x3f
# CHECK: s_set_gpr_idx_idx s1 ; encoding: [0x01,0x32,0x80,0xbe] # CHECK: s_set_gpr_idx_idx s1 ; encoding: [0x01,0x32,0x80,0xbe]
0x01,0x32,0x80,0xbe 0x01,0x32,0x80,0xbe
# CHECK: s_set_gpr_idx_idx s101 ; encoding: [0x65,0x32,0x80,0xbe] # CHECK: s_set_gpr_idx_idx s101 ; encoding: [0x65,0x32,0x80,0xbe]
0x65,0x32,0x80,0xbe 0x65,0x32,0x80,0xbe
# CHECK: s_set_gpr_idx_idx flat_scratch_lo ; encoding: [0x66,0x32,0x80,0xbe] # CHECK: s_set_gpr_idx_idx flat_scratch_lo ; encoding: [0x66,0x32,0x80,0xbe]
0x66,0x32,0x80,0xbe 0x66,0x32,0x80,0xbe
▲ Show 20 Lines • Show All 8,183 Lines • ▼ Show 20 Lines
0x05,0x00,0x48,0xd1,0x01,0x01,0x00,0x20 0x05,0x00,0x48,0xd1,0x01,0x01,0x00,0x20
# CHECK: v_cvt_i32_f32_e64 v5, |v1| ; encoding: [0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00] # CHECK: v_cvt_i32_f32_e64 v5, |v1| ; encoding: [0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00]
0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00 0x05,0x01,0x48,0xd1,0x01,0x01,0x00,0x00
# CHECK: v_cvt_i32_f32_e64 v5, v1 clamp ; encoding: [0x05,0x80,0x48,0xd1,0x01,0x01,0x00,0x00] # CHECK: v_cvt_i32_f32_e64 v5, v1 clamp ; encoding: [0x05,0x80,0x48,0xd1,0x01,0x01,0x00,0x00]
0x05,0x80,0x48,0xd1,0x01,0x01,0x00,0x00 0x05,0x80,0x48,0xd1,0x01,0x01,0x00,0x00
# CHECK: v_mov_fed_b32_e32 v5, v1 ; encoding: [0x01,0x13,0x0a,0x7e]
0x01,0x13,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v255, v1 ; encoding: [0x01,0x13,0xfe,0x7f]
0x01,0x13,0xfe,0x7f
# CHECK: v_mov_fed_b32_e32 v5, v255 ; encoding: [0xff,0x13,0x0a,0x7e]
0xff,0x13,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, s1 ; encoding: [0x01,0x12,0x0a,0x7e]
0x01,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, s101 ; encoding: [0x65,0x12,0x0a,0x7e]
0x65,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, flat_scratch_lo ; encoding: [0x66,0x12,0x0a,0x7e]
0x66,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, flat_scratch_hi ; encoding: [0x67,0x12,0x0a,0x7e]
0x67,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, vcc_lo ; encoding: [0x6a,0x12,0x0a,0x7e]
0x6a,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, vcc_hi ; encoding: [0x6b,0x12,0x0a,0x7e]
0x6b,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, m0 ; encoding: [0x7c,0x12,0x0a,0x7e]
0x7c,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, exec_lo ; encoding: [0x7e,0x12,0x0a,0x7e]
0x7e,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, exec_hi ; encoding: [0x7f,0x12,0x0a,0x7e]
0x7f,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, 0 ; encoding: [0x80,0x12,0x0a,0x7e]
0x80,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, -1 ; encoding: [0xc1,0x12,0x0a,0x7e]
0xc1,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, 0.5 ; encoding: [0xf0,0x12,0x0a,0x7e]
0xf0,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, -4.0 ; encoding: [0xf7,0x12,0x0a,0x7e]
0xf7,0x12,0x0a,0x7e
# CHECK: v_mov_fed_b32_e32 v5, 0xaf123456 ; encoding: [0xff,0x12,0x0a,0x7e,0x56,0x34,0x12,0xaf]
0xff,0x12,0x0a,0x7e,0x56,0x34,0x12,0xaf
# CHECK: v_mov_fed_b32_e32 v5, 0x3f717273 ; encoding: [0xff,0x12,0x0a,0x7e,0x73,0x72,0x71,0x3f]
0xff,0x12,0x0a,0x7e,0x73,0x72,0x71,0x3f
# CHECK: v_mov_fed_b32_e64 v5, v1 ; encoding: [0x05,0x00,0x49,0xd1,0x01,0x01,0x00,0x00]
0x05,0x00,0x49,0xd1,0x01,0x01,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v255, v1 ; encoding: [0xff,0x00,0x49,0xd1,0x01,0x01,0x00,0x00]
0xff,0x00,0x49,0xd1,0x01,0x01,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, v255 ; encoding: [0x05,0x00,0x49,0xd1,0xff,0x01,0x00,0x00]
0x05,0x00,0x49,0xd1,0xff,0x01,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, s1 ; encoding: [0x05,0x00,0x49,0xd1,0x01,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x01,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, s101 ; encoding: [0x05,0x00,0x49,0xd1,0x65,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x65,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, flat_scratch_lo ; encoding: [0x05,0x00,0x49,0xd1,0x66,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x66,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, flat_scratch_hi ; encoding: [0x05,0x00,0x49,0xd1,0x67,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x67,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, vcc_lo ; encoding: [0x05,0x00,0x49,0xd1,0x6a,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x6a,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, vcc_hi ; encoding: [0x05,0x00,0x49,0xd1,0x6b,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x6b,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, m0 ; encoding: [0x05,0x00,0x49,0xd1,0x7c,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x7c,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, exec_lo ; encoding: [0x05,0x00,0x49,0xd1,0x7e,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x7e,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, exec_hi ; encoding: [0x05,0x00,0x49,0xd1,0x7f,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x7f,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, 0 ; encoding: [0x05,0x00,0x49,0xd1,0x80,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0x80,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, -1 ; encoding: [0x05,0x00,0x49,0xd1,0xc1,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0xc1,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, 0.5 ; encoding: [0x05,0x00,0x49,0xd1,0xf0,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0xf0,0x00,0x00,0x00
# CHECK: v_mov_fed_b32_e64 v5, -4.0 ; encoding: [0x05,0x00,0x49,0xd1,0xf7,0x00,0x00,0x00]
0x05,0x00,0x49,0xd1,0xf7,0x00,0x00,0x00
# CHECK: v_cvt_f16_f32_e32 v5, v1 ; encoding: [0x01,0x15,0x0a,0x7e] # CHECK: v_cvt_f16_f32_e32 v5, v1 ; encoding: [0x01,0x15,0x0a,0x7e]
0x01,0x15,0x0a,0x7e 0x01,0x15,0x0a,0x7e
# CHECK: v_cvt_f16_f32_e32 v255, v1 ; encoding: [0x01,0x15,0xfe,0x7f] # CHECK: v_cvt_f16_f32_e32 v255, v1 ; encoding: [0x01,0x15,0xfe,0x7f]
0x01,0x15,0xfe,0x7f 0x01,0x15,0xfe,0x7f
# CHECK: v_cvt_f16_f32_e32 v5, v255 ; encoding: [0xff,0x15,0x0a,0x7e] # CHECK: v_cvt_f16_f32_e32 v5, v255 ; encoding: [0xff,0x15,0x0a,0x7e]
0xff,0x15,0x0a,0x7e 0xff,0x15,0x0a,0x7e
▲ Show 20 Lines • Show All 61,586 Lines • ▼ Show 20 Lines
0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x08,0x00 0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x08,0x00
# CHECK: v_cvt_i32_f32_dpp v5, -v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00] # CHECK: v_cvt_i32_f32_dpp v5, -v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00]
0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00 0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x10,0x00
# CHECK: v_cvt_i32_f32_dpp v5, |v1| quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00] # CHECK: v_cvt_i32_f32_dpp v5, |v1| quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00]
0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00 0xfa,0x10,0x0a,0x7e,0x01,0xe4,0x20,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0xfe,0x7f,0x01,0x06,0x06,0x00]
0xf9,0x12,0xfe,0x7f,0x01,0x06,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0xff,0x06,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0xff,0x06,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, s1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, s101 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x65,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x65,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, flat_scratch_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x66,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x66,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, flat_scratch_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x67,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x67,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, vcc_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x6a,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x6a,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, vcc_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x6b,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x6b,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, m0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x7c,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x7c,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, exec_lo dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x7e,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x7e,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, exec_hi dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x7f,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x7f,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, 0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x80,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0x80,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, -1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0xc1,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0xc1,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, 0.5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0xf0,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0xf0,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, -4.0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0xf7,0x06,0x86,0x00]
0xf9,0x12,0x0a,0x7e,0xf7,0x06,0x86,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_0 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x00,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x00,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x01,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x01,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_2 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x02,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x02,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:BYTE_3 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x03,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x03,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_0 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x04,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x04,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x05,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x05,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_SEXT src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x0e,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x0e,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PRESERVE src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x16,0x06,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x00,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x00,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_1 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x01,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x01,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_2 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x02,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x02,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_3 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x03,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x03,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x04,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x04,0x00
# CHECK: v_mov_fed_b32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x05,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x05,0x00
# CHECK: v_mov_fed_b32_sdwa v5, sext(v1) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x12,0x0a,0x7e,0x01,0x06,0x0e,0x00]
0xf9,0x12,0x0a,0x7e,0x01,0x06,0x0e,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x00
# CHECK: v_mov_fed_b32_dpp v255, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0xfe,0x7f,0x01,0xe4,0x00,0x00]
0xfa,0x12,0xfe,0x7f,0x01,0xe4,0x00,0x00
# CHECK: v_mov_fed_b32_dpp v5, v255 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0xff,0xe4,0x00,0x00]
0xfa,0x12,0x0a,0x7e,0xff,0xe4,0x00,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[3,2,1,0] row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x1b,0x00,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x1b,0x00,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_mirror row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x40,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x40,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_half_mirror row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x41,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x41,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_bcast:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x42,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x42,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_bcast:31 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x43,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x43,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 wave_shl:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x30,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x30,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 wave_rol:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x34,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x34,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 wave_shr:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x38,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x38,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 wave_ror:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x3c,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x3c,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_shl:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x01,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x01,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_shl:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x0f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x0f,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_shr:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x11,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x11,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_shr:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x1f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x1f,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_ror:1 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x21,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x21,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 row_ror:15 row_mask:0x0 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0x2f,0x01,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0x2f,0x01,0x00
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x1 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x10]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x10
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x3 bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x30]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x30
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0xf bank_mask:0x0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0xf0
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x1 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x01]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x01
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x3 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x03]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x03
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0xf ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x00,0x0f
# CHECK: v_mov_fed_b32_dpp v5, v1 quad_perm:[0,1,2,3] row_mask:0x0 bank_mask:0x0 bound_ctrl:0 ; encoding: [0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x08,0x00]
0xfa,0x12,0x0a,0x7e,0x01,0xe4,0x08,0x00
# CHECK: v_cvt_f16_f32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00] # CHECK: v_cvt_f16_f32_sdwa v5, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00]
0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00 0xf9,0x14,0x0a,0x7e,0x01,0x06,0x06,0x00
# CHECK: v_cvt_f16_f32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00] # CHECK: v_cvt_f16_f32_sdwa v255, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00]
0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00 0xf9,0x14,0xfe,0x7f,0x01,0x06,0x06,0x00
# CHECK: v_cvt_f16_f32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00] # CHECK: v_cvt_f16_f32_sdwa v5, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD ; encoding: [0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00]
0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00 0xf9,0x14,0x0a,0x7e,0xff,0x06,0x06,0x00
▲ Show 20 Lines • Show All 32,322 Lines • Show Last 20 Lines