Page MenuHomePhabricator

dp (Dmitry Preobrazhensky)
User

Projects

User does not belong to any projects.

User Details

User Since
Feb 16 2017, 7:55 AM (301 w, 6 d)

Recent Activity

Today

dp committed rGf2d589ea46d8: [AMDGPU][MC][GFX11] Disable non-VGPR src operands for VOP3_DPP variants of fmac… (authored by dp).
[AMDGPU][MC][GFX11] Disable non-VGPR src operands for VOP3_DPP variants of fmac…
Wed, Nov 30, 3:55 AM · Restricted Project, Restricted Project
dp closed D138710: [AMDGPU][MC][GFX11] Disable non-VGPR src operands for v_fmac_f16_e64_dpp and v_fmac_f32_e64_dpp instructions.
Wed, Nov 30, 3:55 AM · Restricted Project, Restricted Project

Yesterday

dp added inline comments to D138661: [AMDGPU][MC] Correct handling of mandatory literals.
Tue, Nov 29, 11:19 AM · Restricted Project, Restricted Project
dp added inline comments to D138661: [AMDGPU][MC] Correct handling of mandatory literals.
Tue, Nov 29, 10:00 AM · Restricted Project, Restricted Project
dp added inline comments to D138710: [AMDGPU][MC][GFX11] Disable non-VGPR src operands for v_fmac_f16_e64_dpp and v_fmac_f32_e64_dpp instructions.
Tue, Nov 29, 9:04 AM · Restricted Project, Restricted Project
dp updated the diff for D138710: [AMDGPU][MC][GFX11] Disable non-VGPR src operands for v_fmac_f16_e64_dpp and v_fmac_f32_e64_dpp instructions.

Retitle and correct as suggested by Joe.

Tue, Nov 29, 9:04 AM · Restricted Project, Restricted Project
dp committed rG9b8eb5fa8ef0: [AMDGPU][MC][GFX11] Correct op_sel handling for permlane*16 (authored by dp).
[AMDGPU][MC][GFX11] Correct op_sel handling for permlane*16
Tue, Nov 29, 7:45 AM · Restricted Project, Restricted Project
dp closed D137969: [AMDGPU][MC][GFX11] Correct op_sel handling for permlane*16.
Tue, Nov 29, 7:45 AM · Restricted Project, Restricted Project
dp committed rG869fc7eabd2a: [AMDGPU][MC][MI100+] Enable VOP3 variants of dot2c/dot4c/dot8c opcodes (authored by dp).
[AMDGPU][MC][MI100+] Enable VOP3 variants of dot2c/dot4c/dot8c opcodes
Tue, Nov 29, 6:38 AM · Restricted Project, Restricted Project
dp closed D138494: [AMDGPU][MC][MI100+] Enable VOP3 variants of dot2c/dot4c/dot8c opcodes.
Tue, Nov 29, 6:38 AM · Restricted Project, Restricted Project

Fri, Nov 25

dp committed rGa0a0dc6f8baf: [AMDGPU][MC] Refactor MC Code Emitter to avoid using magic values (authored by dp).
[AMDGPU][MC] Refactor MC Code Emitter to avoid using magic values
Fri, Nov 25, 7:02 AM · Restricted Project, Restricted Project
dp closed D138594: [AMDGPU][MC] Refactor MC Code Emitter to avoid using magic values.
Fri, Nov 25, 7:02 AM · Restricted Project, Restricted Project
dp requested review of D138710: [AMDGPU][MC][GFX11] Disable non-VGPR src operands for v_fmac_f16_e64_dpp and v_fmac_f32_e64_dpp instructions.
Fri, Nov 25, 6:30 AM · Restricted Project, Restricted Project
dp added a comment to D137969: [AMDGPU][MC][GFX11] Correct op_sel handling for permlane*16.

Ping.

Fri, Nov 25, 1:30 AM · Restricted Project, Restricted Project

Thu, Nov 24

dp requested review of D138661: [AMDGPU][MC] Correct handling of mandatory literals.
Thu, Nov 24, 5:00 AM · Restricted Project, Restricted Project
dp updated the diff for D138594: [AMDGPU][MC] Refactor MC Code Emitter to avoid using magic values.

Correct as suggested by Jay.

Thu, Nov 24, 1:45 AM · Restricted Project, Restricted Project
dp added inline comments to D138594: [AMDGPU][MC] Refactor MC Code Emitter to avoid using magic values.
Thu, Nov 24, 1:44 AM · Restricted Project, Restricted Project

Wed, Nov 23

dp updated the diff for D138594: [AMDGPU][MC] Refactor MC Code Emitter to avoid using magic values.

Corrected as suggested by Joe.
Joe, thanks for your valuable comments!

Wed, Nov 23, 12:16 PM · Restricted Project, Restricted Project
dp requested review of D138594: [AMDGPU][MC] Refactor MC Code Emitter to avoid using magic values.
Wed, Nov 23, 11:00 AM · Restricted Project, Restricted Project
dp accepted D138492: [AMDGPU][AsmParser] Refine parsing instruction operands..

LGTM. Nice improvements!

Wed, Nov 23, 6:51 AM · Restricted Project, Restricted Project

Tue, Nov 22

dp requested review of D138494: [AMDGPU][MC][MI100+] Enable VOP3 variants of dot2c/dot4c/dot8c opcodes.
Tue, Nov 22, 6:25 AM · Restricted Project, Restricted Project

Fri, Nov 18

dp committed rG96155bf44b59: [AMDGPU][GFX11][NFC] Refactor VOPD operands handling (part 2) (authored by dp).
[AMDGPU][GFX11][NFC] Refactor VOPD operands handling (part 2)
Fri, Nov 18, 3:15 AM · Restricted Project, Restricted Project
dp closed D138133: [AMDGPU][GFX11][NFC] Refactor VOPD operands handling (part 2).
Fri, Nov 18, 3:15 AM · Restricted Project, Restricted Project

Thu, Nov 17

dp updated the diff for D138133: [AMDGPU][GFX11][NFC] Refactor VOPD operands handling (part 2).

Updated as suggested by Joe:

Thu, Nov 17, 3:25 AM · Restricted Project, Restricted Project
dp added inline comments to D138133: [AMDGPU][GFX11][NFC] Refactor VOPD operands handling (part 2).
Thu, Nov 17, 3:24 AM · Restricted Project, Restricted Project

Wed, Nov 16

dp added a comment to D138133: [AMDGPU][GFX11][NFC] Refactor VOPD operands handling (part 2).

! In D137952, @Joe_Nash wrote:
Now I see that it does not iterate over MCInst operands. So clearly it is confusing :).
SrcIdx is an index into parsed src operands which is a subset of parsed operands.
So maybe these renames are most accurate:

getParsedSrcIndex -> getParsedOpIdxFromSrcIdx
SrcIdx -> CombinedSrcIdx
getParsedDstIndex -> getParsedOpIdxOfDst

In getRegIndicies
I think SrcIdx is acutally ComponentSrcIdx
Renames:
SrcIdx -> ComponentSrcIdx
getSrcIndex -> getCombinedMCSrcIdxFromComponentSrcIdx

obviously this is getting really verbose, but that's probably better than confusingly named.

Wed, Nov 16, 6:53 AM · Restricted Project, Restricted Project
dp requested review of D138133: [AMDGPU][GFX11][NFC] Refactor VOPD operands handling (part 2).
Wed, Nov 16, 6:51 AM · Restricted Project, Restricted Project
dp committed rGe468b1b740e5: [AMDGPU][GFX11] Refactor VOPD operands handling (authored by dp).
[AMDGPU][GFX11] Refactor VOPD operands handling
Wed, Nov 16, 5:30 AM · Restricted Project, Restricted Project
dp closed D137952: [AMDGPU][GFX11] Refactor VOPD operands handling.
Wed, Nov 16, 5:29 AM · Restricted Project, Restricted Project

Tue, Nov 15

dp updated the diff for D137952: [AMDGPU][GFX11] Refactor VOPD operands handling.

Rebase.

Tue, Nov 15, 5:00 AM · Restricted Project, Restricted Project
dp added a comment to D137952: [AMDGPU][GFX11] Refactor VOPD operands handling.

I suggest doing renaming in a separate patch because it is a separate problem introduced before this change.

Tue, Nov 15, 3:09 AM · Restricted Project, Restricted Project
dp updated the diff for D137952: [AMDGPU][GFX11] Refactor VOPD operands handling.

Add a comment describing InstInfo::getRegIndices.

Tue, Nov 15, 3:06 AM · Restricted Project, Restricted Project

Mon, Nov 14

dp requested review of D137969: [AMDGPU][MC][GFX11] Correct op_sel handling for permlane*16.
Mon, Nov 14, 11:04 AM · Restricted Project, Restricted Project
dp added a comment to D137952: [AMDGPU][GFX11] Refactor VOPD operands handling.

Why does it change the error position?

Mon, Nov 14, 10:41 AM · Restricted Project, Restricted Project
dp accepted D137832: [AMDGPU][AsmParser] Forbid TFE modifiers for MBUF stores..

Still LGTM.

Mon, Nov 14, 8:12 AM · Restricted Project, Restricted Project
dp accepted D137950: [AMDGPU][MC][NFC] Rename VOP3 VOPC test files.

LGTM.

Mon, Nov 14, 7:36 AM · Restricted Project, Restricted Project
dp requested review of D137952: [AMDGPU][GFX11] Refactor VOPD operands handling.
Mon, Nov 14, 7:30 AM · Restricted Project, Restricted Project
dp committed rGef6f3c76f7f4: [AMDGPU][MC][GFX11] Improve diagnostic messages for invalid VOPD syntax (authored by dp).
[AMDGPU][MC][GFX11] Improve diagnostic messages for invalid VOPD syntax
Mon, Nov 14, 5:22 AM · Restricted Project, Restricted Project
dp closed D137842: [AMDGPU][MC][GFX11] Improve diagnostic messages for invalid VOPD syntax.
Mon, Nov 14, 5:22 AM · Restricted Project, Restricted Project

Fri, Nov 11

dp added inline comments to D137832: [AMDGPU][AsmParser] Forbid TFE modifiers for MBUF stores..
Fri, Nov 11, 1:24 PM · Restricted Project, Restricted Project
dp accepted D137783: [AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores..

LGTM, thanks!

Fri, Nov 11, 11:53 AM · Restricted Project, Restricted Project
dp accepted D137832: [AMDGPU][AsmParser] Forbid TFE modifiers for MBUF stores..

LGTM.

Fri, Nov 11, 11:51 AM · Restricted Project, Restricted Project
dp added inline comments to D137783: [AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores..
Fri, Nov 11, 8:44 AM · Restricted Project, Restricted Project
dp added inline comments to D137783: [AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores..
Fri, Nov 11, 8:35 AM · Restricted Project, Restricted Project
dp added a comment to D137832: [AMDGPU][AsmParser] Forbid TFE modifiers for MBUF stores..

The currently reported position is the beginning of the first operand and in the current design there seems to be no way to do better

Fri, Nov 11, 7:39 AM · Restricted Project, Restricted Project
dp requested review of D137842: [AMDGPU][MC][GFX11] Improve diagnostic messages for invalid VOPD syntax.
Fri, Nov 11, 7:11 AM · Restricted Project, Restricted Project
dp added a comment to D137832: [AMDGPU][AsmParser] Forbid TFE modifiers for MBUF stores..

Could you add a test to check the reported error position? Unfortunately, AsmMatcher often fails to report the location of offending operand. Moving the check to validator may improve diagnostic by using getImmLoc.

Fri, Nov 11, 6:27 AM · Restricted Project, Restricted Project
dp added inline comments to D137783: [AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores..
Fri, Nov 11, 3:24 AM · Restricted Project, Restricted Project
dp committed rG05baf681a3c2: [AMDGPU][MC] Disable SGPRs as src operands of VOP3 VINTRP instructions (authored by dp).
[AMDGPU][MC] Disable SGPRs as src operands of VOP3 VINTRP instructions
Fri, Nov 11, 2:21 AM · Restricted Project, Restricted Project
dp closed D137575: [AMDGPU][MC] Disable SGPRs as src operands of VOP3 VINTRP instructions.
Fri, Nov 11, 2:21 AM · Restricted Project, Restricted Project

Thu, Nov 10

dp added a comment to D137783: [AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores..

That was my guess as well. But isn't it right that we still want to be able to disassemble TFE stores, even if functionally useless?

Thu, Nov 10, 7:47 AM · Restricted Project, Restricted Project
dp added a comment to D137783: [AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores..

For some reason SP3 additionally accepts TFE forms with vN VData operands where v[N:N+1] is expected, so for example buffer_load_dword v1, v0, s[4:7], s1 glc tfe and buffer_load_dword v[1:2], v0, s[4:7], s1 glc tfe are both accepted and produce same opcodes. It should be possible to support that with a separate change, if needed.

Thu, Nov 10, 6:30 AM · Restricted Project, Restricted Project
dp added a comment to D137783: [AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores..

AFAIK, tfe should be supported for loads and atomics only. I think that there is no sense to use tfe with stores.
SP3 is very forgiving and does not check many limitations.

Thu, Nov 10, 6:19 AM · Restricted Project, Restricted Project

Wed, Nov 9

dp accepted D137638: [AMDGPU][AsmParser] Remove extra checks on missing instruction modifiers..

LGTM.

Wed, Nov 9, 3:42 AM · Restricted Project, Restricted Project
dp accepted D137549: [AsmParser] Match mandatory operands following optional operands..

LGTM.

Wed, Nov 9, 3:38 AM · Restricted Project, Restricted Project

Mon, Nov 7

dp added inline comments to D137549: [AsmParser] Match mandatory operands following optional operands..
Mon, Nov 7, 11:08 AM · Restricted Project, Restricted Project
dp requested review of D137575: [AMDGPU][MC] Disable SGPRs as src operands of VOP3 VINTRP instructions.
Mon, Nov 7, 10:45 AM · Restricted Project, Restricted Project
dp added a comment to D137549: [AsmParser] Match mandatory operands following optional operands..

Overall it is a nice idea, but I'm not sure how useful it would be for non AMDGPU backends. I suspect that most backends do not mix optional and mandatory operands (but I may be wrong).

Mon, Nov 7, 10:17 AM · Restricted Project, Restricted Project
dp committed rG8f6895218382: [AMDGPU][MC][GFX11][NFC] Correct VINTERP src operands (authored by dp).
[AMDGPU][MC][GFX11][NFC] Correct VINTERP src operands
Mon, Nov 7, 4:55 AM · Restricted Project, Restricted Project
dp closed D137238: [AMDGPU][MC][GFX11][NFC] Correct VINTERP src operands.
Mon, Nov 7, 4:55 AM · Restricted Project, Restricted Project
dp committed rG6e279f5bb663: [AMDGPU][MC][GFX10+] Enable literal operands with permlane16/permlanex16 (authored by dp).
[AMDGPU][MC][GFX10+] Enable literal operands with permlane16/permlanex16
Mon, Nov 7, 4:50 AM · Restricted Project, Restricted Project
dp closed D137332: [AMDGPU][MC][GFX10+] Enable literal operands with permlane16/permlanex16.
Mon, Nov 7, 4:49 AM · Restricted Project, Restricted Project

Thu, Nov 3

dp updated the diff for D137332: [AMDGPU][MC][GFX10+] Enable literal operands with permlane16/permlanex16.

Add tests with two literals.

Thu, Nov 3, 7:43 AM · Restricted Project, Restricted Project
dp added a comment to D137332: [AMDGPU][MC][GFX10+] Enable literal operands with permlane16/permlanex16.

LGTM. Maybe add a test for using the same literal twice (is that allowed?)

Yes, it should be allowed.

Thu, Nov 3, 7:42 AM · Restricted Project, Restricted Project
dp requested review of D137332: [AMDGPU][MC][GFX10+] Enable literal operands with permlane16/permlanex16.
Thu, Nov 3, 5:10 AM · Restricted Project, Restricted Project
dp updated the diff for D137238: [AMDGPU][MC][GFX11][NFC] Correct VINTERP src operands.

Revert unnecessary (and incorrect) operand type changes as Joe suggested.

Thu, Nov 3, 3:08 AM · Restricted Project, Restricted Project

Wed, Nov 2

dp accepted D136149: [AMDGPU][NFC] Split MC tests into promoted from VOP1 to VOP3 and only VOP3.

LGTM, thanks!

Wed, Nov 2, 4:42 AM · Restricted Project, Restricted Project
dp requested review of D137238: [AMDGPU][MC][GFX11][NFC] Correct VINTERP src operands.
Wed, Nov 2, 3:23 AM · Restricted Project, Restricted Project

Tue, Nov 1

dp accepted D136149: [AMDGPU][NFC] Split MC tests into promoted from VOP1 to VOP3 and only VOP3.

LGTM. Could you check that instructions without operands like v_nop are properly classified? Unfortunately disassembler does not print _e64 for such instructions, so they look like native VOP3 opcodes.

Tue, Nov 1, 9:19 AM · Restricted Project, Restricted Project
dp accepted D136148: [AMDGPU][NFC] Split MC tests into promoted from VOP2 to VOP3 and only VOP3.

LGTM, thanks!

Tue, Nov 1, 9:13 AM · Restricted Project, Restricted Project

Oct 28 2022

dp added inline comments to D136148: [AMDGPU][NFC] Split MC tests into promoted from VOP2 to VOP3 and only VOP3.
Oct 28 2022, 9:18 AM · Restricted Project, Restricted Project

Oct 27 2022

dp added inline comments to D136148: [AMDGPU][NFC] Split MC tests into promoted from VOP2 to VOP3 and only VOP3.
Oct 27 2022, 10:32 AM · Restricted Project, Restricted Project

Oct 25 2022

dp added a comment to D136148: [AMDGPU][NFC] Split MC tests into promoted from VOP2 to VOP3 and only VOP3.
In D136148#3883668, @dp wrote:

The patch may be useful, but I’m concerned with file naming. I think the naming should be consistent. Right now we have vop3, vop3c, vop3cx and now vop3_from…. Maybe we should think over test naming?

IMO vop3_from_vop2_dpp16 is questionable.

To tell you the truth, I considered splitting VOP3 opcodes into native and promoted parts but was unable to find good file names and abandoned the idea.

Any proposals to make the naming consistent?

vop3[_{dpp16,dpp8}][_from_{vopc,vopcx,vop1,vop2}] seems ok to me.

Oct 25 2022, 2:14 PM · Restricted Project, Restricted Project
dp added a comment to D136148: [AMDGPU][NFC] Split MC tests into promoted from VOP2 to VOP3 and only VOP3.

The patch may be useful, but I’m concerned with file naming. I think the naming should be consistent. Right now we have vop3, vop3c, vop3cx and now vop3_from…. Maybe we should think over test naming?

Oct 25 2022, 1:48 PM · Restricted Project, Restricted Project
dp accepted D136629: [AMDGPU] Fix delay alu for VOPD with src2acc.

LGTM (with or without MC code corrections).

Oct 25 2022, 7:28 AM · Restricted Project, Restricted Project
dp added inline comments to D136629: [AMDGPU] Fix delay alu for VOPD with src2acc.
Oct 25 2022, 6:20 AM · Restricted Project, Restricted Project

Oct 24 2022

dp added a comment to D136629: [AMDGPU] Fix delay alu for VOPD with src2acc.

Overall looks fine, but I want somebody to look at codegen changes. You could leave MC code refactoring to me (but I'm not sure if I'll be able to improve code that much).

Oct 24 2022, 12:32 PM · Restricted Project, Restricted Project
dp closed D136370: [AMDGPU][MC] Correct definition of aliases.
Oct 24 2022, 7:12 AM · Restricted Project, Restricted Project
dp committed rG72711d4e5f8e: [AMDGPU][MC] Correct definition of aliases (authored by dp).
[AMDGPU][MC] Correct definition of aliases
Oct 24 2022, 7:07 AM · Restricted Project, Restricted Project

Oct 21 2022

dp updated the diff for D136370: [AMDGPU][MC] Correct definition of aliases.

Update as suggested by Joe.

Oct 21 2022, 4:17 AM · Restricted Project, Restricted Project
dp added a comment to D136370: [AMDGPU][MC] Correct definition of aliases.

Did you observe any instructions that assembled when they shouldn't? It looks like only differences in error message from the tests.

Oct 21 2022, 4:15 AM · Restricted Project, Restricted Project

Oct 20 2022

dp requested review of D136370: [AMDGPU][MC] Correct definition of aliases.
Oct 20 2022, 11:10 AM · Restricted Project, Restricted Project
dp committed rG5fbf067552d7: [AMDGPU][MC][GFX11][NFC] Fix trivial typos in tests (authored by dp).
[AMDGPU][MC][GFX11][NFC] Fix trivial typos in tests
Oct 20 2022, 5:19 AM · Restricted Project, Restricted Project
dp committed rGdb3e858286a6: [AMDGPU][MC][GFX11][NFC] Improve error message when a VOPD opcode is used with… (authored by dp).
[AMDGPU][MC][GFX11][NFC] Improve error message when a VOPD opcode is used with…
Oct 20 2022, 5:15 AM · Restricted Project, Restricted Project
dp closed D136168: [AMDGPU][MC][GFX11][NFC] Improve error message when a VOPD opcode is used with WS64.
Oct 20 2022, 5:14 AM · Restricted Project, Restricted Project
dp committed rGab045561eeb7: [AMDGPU][MC] Correct v_cndmask operand types (authored by dp).
[AMDGPU][MC] Correct v_cndmask operand types
Oct 20 2022, 5:10 AM · Restricted Project, Restricted Project
dp closed D136152: [AMDGPU][MC][GFX8+] Correct v_cndmask operand types.
Oct 20 2022, 5:10 AM · Restricted Project, Restricted Project

Oct 19 2022

dp updated the diff for D136152: [AMDGPU][MC][GFX8+] Correct v_cndmask operand types.

Remove EnableF32SrcMods.

Oct 19 2022, 2:10 PM · Restricted Project, Restricted Project

Oct 18 2022

dp added a comment to D136152: [AMDGPU][MC][GFX8+] Correct v_cndmask operand types.

I thought modifiers did work with cndmask. Is the issue just combining inline immediate with the modifiers?

Yes, the issue only manifests itself with modifiers applied to inline constants.

Oct 18 2022, 12:33 PM · Restricted Project, Restricted Project
dp requested review of D136168: [AMDGPU][MC][GFX11][NFC] Improve error message when a VOPD opcode is used with WS64.
Oct 18 2022, 6:37 AM · Restricted Project, Restricted Project
dp requested review of D136152: [AMDGPU][MC][GFX8+] Correct v_cndmask operand types.
Oct 18 2022, 3:15 AM · Restricted Project, Restricted Project

Oct 14 2022

dp committed rGbf96703fb3b4: [AMDGPU][MC][GFX8+] Correct v_cndmask modifiers (authored by dp).
[AMDGPU][MC][GFX8+] Correct v_cndmask modifiers
Oct 14 2022, 9:38 AM · Restricted Project, Restricted Project
dp closed D135900: [AMDGPU][MC][GFX8+] Correct v_cndmask modifiers.
Oct 14 2022, 9:37 AM · Restricted Project, Restricted Project
dp added a comment to D135900: [AMDGPU][MC][GFX8+] Correct v_cndmask modifiers.

I guess CNDMASK_B16 should be a True16 instruction. I shall plan to do that. With that in mind, this patch appears even less parameterized for (i32 vs i16) input types than before. Is there any way to get some of that back? IE before this patch CNDMASK_B16_T16 wouldn't need to override InsDPP, but after this it does.

Oct 14 2022, 4:20 AM · Restricted Project, Restricted Project

Oct 13 2022

dp requested review of D135900: [AMDGPU][MC][GFX8+] Correct v_cndmask modifiers.
Oct 13 2022, 11:48 AM · Restricted Project, Restricted Project

Oct 11 2022

dp committed rG4e62d02db930: [AMDGPU][MC] Correct image_gather4h (authored by dp).
[AMDGPU][MC] Correct image_gather4h
Oct 11 2022, 4:42 AM · Restricted Project, Restricted Project
dp closed D135605: [AMDGPU][MC] Correct image_gather4h.
Oct 11 2022, 4:41 AM · Restricted Project, Restricted Project

Oct 10 2022

dp requested review of D135605: [AMDGPU][MC] Correct image_gather4h.
Oct 10 2022, 11:02 AM · Restricted Project, Restricted Project

Oct 7 2022

dp accepted D135478: [AMDGPU] Make V_SAT_PK_U8_I16 a True16 Instruction.

MC changes LGTM.

Oct 7 2022, 2:03 PM · Restricted Project, Restricted Project
dp abandoned D133432: [AMDGPU][MC][GFX11] Update tests for v_mad_u64_u32 and v_mad_i64_i32.
Oct 7 2022, 6:44 AM · Restricted Project, Restricted Project