This is an archive of the discontinued LLVM Phabricator instance.

[AArch64] Remove overlapping definitions (NFC)
ClosedPublic

Authored by evandro on Oct 2 2019, 12:57 PM.

Download Raw Diff

Details

Reviewers

pankajgode
joelkevinjones
ostannard

Commits

rG42c8fae9d1b0: [AArch64] Remove overlapping scheduling definitions (NFC)

Summary

These definitions overlapped with others a few lines below. Somehow, they didn't raise errors before.

There seem to be other overlapping definitions. Somehow, they still don't raise errors.

Diff Detail

Repository: rG LLVM Github Monorepo

Event Timeline

evandro created this revision.Oct 2 2019, 12:57 PM

Herald added a project: Restricted Project. · View Herald TranscriptOct 2 2019, 12:57 PM

Herald added subscribers: llvm-commits, hiraditya, kristof.beyls. · View Herald Transcript

Ping! 🔔

🔔 ¡Ping! 🔔

LGTM

This revision is now accepted and ready to land.Oct 18 2019, 2:28 AM

Closed by commit rG42c8fae9d1b0: [AArch64] Remove overlapping scheduling definitions (NFC) (authored by evandro). · Explain WhyOct 30 2019, 12:00 PM

This revision was automatically updated to reflect the committed changes.

Revision Contents

Path

Size

llvm/

lib/

Target/

AArch64/

AArch64SchedThunderX2T99.td

19 lines

Diff 227154

llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td

	Show First 20 Lines • Show All 1,511 Lines • ▼ Show 20 Lines
	def : InstRW<[THX2T99Write_5Cyc_F01], (instregex "^[SU]MOVv")>;			def : InstRW<[THX2T99Write_5Cyc_F01], (instregex "^[SU]MOVv")>;

	// ASIMD move, integer immed			// ASIMD move, integer immed
	def : InstRW<[THX2T99Write_5Cyc_F01], (instregex "^MOVIv")>;			def : InstRW<[THX2T99Write_5Cyc_F01], (instregex "^MOVIv")>;

	// ASIMD move, FP immed			// ASIMD move, FP immed
	def : InstRW<[THX2T99Write_5Cyc_F01], (instregex "^FMOVv")>;			def : InstRW<[THX2T99Write_5Cyc_F01], (instregex "^FMOVv")>;

	// ASIMD table lookup, D-form
	def : InstRW<[THX2T99Write_7Cyc_F01], (instregex "^TB[LX]v8i8One")>;
	def : InstRW<[THX2T99Write_7Cyc_F01], (instregex "^TB[LX]v8i8Two")>;
	def : InstRW<[THX2T99Write_7Cyc_F01], (instregex "^TB[LX]v8i8Three")>;
	def : InstRW<[THX2T99Write_7Cyc_F01], (instregex "^TB[LX]v8i8Four")>;

	// ASIMD table lookup, Q-form
	def : InstRW<[THX2T99Write_7Cyc_F01], (instregex "^TB[LX]v16i8One")>;
	def : InstRW<[THX2T99Write_7Cyc_F01], (instregex "^TB[LX]v16i8Two")>;
	def : InstRW<[THX2T99Write_7Cyc_F01], (instregex "^TB[LX]v16i8Three")>;
	def : InstRW<[THX2T99Write_7Cyc_F01], (instregex "^TB[LX]v16i8Four")>;

	// ASIMD transpose
	def : InstRW<[THX2T99Write_5Cyc_F01], (instregex "^TRN1", "^TRN2")>;

	// ASIMD unzip/zip
	def : InstRW<[THX2T99Write_5Cyc_F01],
	(instregex "^UZP1", "^UZP2", "^ZIP1", "^ZIP2")>;

	// ASIMD reciprocal estimate, D-form			// ASIMD reciprocal estimate, D-form
	// ASIMD reciprocal estimate, Q-form			// ASIMD reciprocal estimate, Q-form
	def : InstRW<[THX2T99Write_5Cyc_F01],			def : InstRW<[THX2T99Write_5Cyc_F01],
	(instregex "^FRECPEv", "^FRECPXv", "^URECPEv",			(instregex "^FRECPEv", "^FRECPXv", "^URECPEv",
	"^FRSQRTEv", "^URSQRTEv")>;			"^FRSQRTEv", "^URSQRTEv")>;

	// ASIMD reciprocal step, D-form, FZ			// ASIMD reciprocal step, D-form, FZ
	// ASIMD reciprocal step, D-form, no FZ			// ASIMD reciprocal step, D-form, no FZ
	▲ Show 20 Lines • Show All 333 Lines • Show Last 20 Lines