This is an archive of the discontinued LLVM Phabricator instance.

Differential D67433

[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing
ClosedPublic

Authored by gchatelet on Sep 11 2019, 2:41 AM.

Details

Reviewers
courbet
Commits
rG48904e9452de: [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir…
rL371608: [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir…
Summary

This catches malformed mir files which specify alignment as log2 instead of pow2.
See https://reviews.llvm.org/D65945 for reference,

Unit tests are automatically fixed with a custom tool, 3 needed special care:

  • llvm/test/CodeGen/MIR/Generic/machine-function.mir
  • llvm/test/CodeGen/Mips/unaligned-memops-mapping.mir
  • llvm/test/DebugInfo/X86/debug-loc-offset.mir

This is patch is part of a series to introduce an Alignment type.
See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html
See this patch for the introduction of the type: https://reviews.llvm.org/D64790

Diff Detail

Event Timeline

gchatelet created this revision.Sep 11 2019, 2:41 AM
Herald added a project: Restricted Project. · View Herald TranscriptSep 11 2019, 2:41 AM
Herald added subscribers: llvm-commits, pzheng, s.egerton and 31 others. · View Herald Transcript
Harbormaster completed remote builds in B37998: Diff 219676.Sep 11 2019, 2:42 AM
Herald added a subscriber: • wuzish. · View Herald TranscriptSep 11 2019, 2:42 AM
courbet added a comment.Sep 11 2019, 2:56 AM

Can you point to the tests that have anything interesting to look at ?

llvm/lib/Target/ARC/ARCMachineFunctionInfo.h
37–38

no s

gchatelet edited the summary of this revision. (Show Details)Sep 11 2019, 3:49 AM
Herald added a subscriber: arichardson. · View Herald TranscriptSep 11 2019, 3:49 AM
gchatelet updated this revision to Diff 219684.Sep 11 2019, 3:51 AM
  • Address comments
courbet accepted this revision.Sep 11 2019, 3:51 AM
This revision is now accepted and ready to land.Sep 11 2019, 3:51 AM
gchatelet marked an inline comment as done.Sep 11 2019, 3:53 AM
Harbormaster completed remote builds in B38004: Diff 219684.Sep 11 2019, 3:56 AM
Closed by commit rL371608: [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir… (authored by gchatelet). · Explain WhySep 11 2019, 4:16 AM
This revision was automatically updated to reflect the committed changes.

Large Diff

This large diff affects 649 files. Files without inline comments have been collapsed. Expand All Files

Revision Contents

PathSize
llvm/
include/
llvm/
CodeGen/
18 lines
8 lines
lib/
CodeGen/
AsmPrinter/
2 lines
2 lines
15 lines
MIRParser/
2 lines
2 lines
8 lines
2 lines
Target/
AMDGPU/
2 lines
2 lines
ARC/
4 lines
ARM/
2 lines
11 lines
Mips/
3 lines
4 lines
PowerPC/
13 lines
SystemZ/
6 lines
test/
CodeGen/
AArch64/
GlobalISel/
10 lines
2 lines
22 lines
4 lines
2 lines
6 lines
6 lines
8 lines
8 lines
4 lines
4 lines
2 lines
4 lines
2 lines
12 lines
2 lines
6 lines
12 lines
18 lines
12 lines
10 lines
16 lines
16 lines
12 lines
2 lines
2 lines
6 lines
18 lines
12 lines
12 lines
12 lines
14 lines
2 lines
14 lines
10 lines
4 lines
4 lines
6 lines
12 lines
4 lines
128 lines
2 lines
42 lines
2 lines
2 lines
2 lines
2 lines
2 lines
30 lines
12 lines
2 lines
8 lines
2 lines
4 lines
12 lines
16 lines
4 lines
14 lines
12 lines
2 lines
2 lines
4 lines
50 lines
2 lines
4 lines
2 lines
6 lines
10 lines
4 lines
4 lines
18 lines
16 lines
4 lines
6 lines
16 lines
12 lines
18 lines
16 lines
16 lines
2 lines
8 lines
8 lines
4 lines
8 lines
14 lines
4 lines
2 lines
4 lines
8 lines
2 lines
8 lines
8 lines
8 lines
2 lines
4 lines
14 lines
160 lines
8 lines
304 lines
14 lines
2 lines
2 lines
2 lines
4 lines
2 lines
2 lines
6 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
AMDGPU/
GlobalISel/
2 lines
2 lines
2 lines
22 lines
2 lines
2 lines
2 lines
18 lines
4 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
4 lines
2 lines
6 lines
4 lines
2 lines
2 lines
4 lines
12 lines
2 lines
4 lines
4 lines
2 lines
ARM/
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
6 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
4 lines
2 lines
2 lines
4 lines
2 lines
2 lines
Hexagon/
2 lines
2 lines
2 lines
2 lines
pipeliner/
2 lines
2 lines
Lanai/
18 lines
MIR/
AArch64/
2 lines
4 lines
2 lines
AMDGPU/
2 lines
Generic/
8 lines
PowerPC/
2 lines
4 lines
X86/
6 lines
4 lines
2 lines
2 lines
2 lines
2 lines
Mips/
GlobalISel/
instruction-select/
2 lines
18 lines
4 lines
8 lines
4 lines
64 lines
2 lines
16 lines
16 lines
4 lines
4 lines
4 lines
4 lines
2 lines
10 lines
22 lines
4 lines
2 lines
6 lines
16 lines
4 lines
8 lines
6 lines
8 lines
8 lines
4 lines
2 lines
6 lines
2 lines
6 lines
8 lines
legalizer/
20 lines
56 lines
4 lines
8 lines
16 lines
4 lines
4 lines
2 lines
16 lines
4 lines
4 lines
32 lines
4 lines
2 lines
28 lines
4 lines
2 lines
8 lines
22 lines
14 lines
6 lines
32 lines
16 lines
32 lines
2 lines
8 lines
18 lines
2 lines
2 lines
12 lines
20 lines
4 lines
mips-prelegalizer-combiner/
4 lines
2 lines
20 lines
regbankselect/
4 lines
2 lines
18 lines
4 lines
4 lines
4 lines
2 lines
16 lines
16 lines
4 lines
4 lines
4 lines
4 lines
2 lines
2 lines
4 lines
4 lines
2 lines
12 lines
8 lines
8 lines
4 lines
12 lines
6 lines
8 lines
14 lines
4 lines
2 lines
8 lines
2 lines
16 lines
6 lines
12 lines
4 lines
compactbranches/
2 lines
2 lines
indirect-jump-hazard/
2 lines
2 lines
instverify/
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
longbranch/
4 lines
4 lines
4 lines
4 lines
16 lines
24 lines
12 lines
24 lines
24 lines
12 lines
20 lines
4 lines
2 lines
micromips-sizereduction/
8 lines
8 lines
mirparser/
2 lines
2 lines
2 lines
2 lines
msa/
2 lines
2 lines
12 lines
PowerPC/
2 lines
2 lines
2 lines
4 lines
2 lines
2 lines
14 lines
40 lines
176 lines
6 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
28 lines
2 lines
12 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
RISCV/
4 lines
SystemZ/
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
Thumb/
2 lines
2 lines
Thumb2/
LowOverheadLoops/
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
12 lines
2 lines
X86/
GlobalISel/
2 lines
8 lines
8 lines
10 lines
6 lines
10 lines
4 lines
2 lines
10 lines
24 lines
36 lines
4 lines
4 lines
4 lines
2 lines
2 lines
4 lines
2 lines
4 lines
4 lines
4 lines
4 lines
8 lines
6 lines
6 lines
6 lines
10 lines
14 lines
4 lines
8 lines
8 lines
8 lines
4 lines
10 lines
10 lines
10 lines
2 lines
164 lines
4 lines
4 lines
8 lines
8 lines
8 lines
2 lines
8 lines
8 lines
24 lines
4 lines
4 lines
2 lines
2 lines
26 lines
4 lines
12 lines
14 lines
26 lines
4 lines
8 lines
4 lines
4 lines
4 lines
4 lines
2 lines
2 lines
4 lines
2 lines
8 lines
16 lines
24 lines
36 lines
16 lines
36 lines
8 lines
8 lines
8 lines
2 lines
4 lines
6 lines
30 lines
8 lines
12 lines
24 lines
8 lines
8 lines
8 lines
4 lines
12 lines
6 lines
2 lines
4 lines
8 lines
2 lines
2 lines
8 lines
6 lines
6 lines
6 lines
6 lines
2 lines
8 lines
6 lines
6 lines
2 lines
6 lines
6 lines
2 lines
56 lines
16 lines
2 lines
10 lines
8 lines
16 lines
8 lines
8 lines
8 lines
20 lines
56 lines
16 lines
2 lines
10 lines
8 lines
8 lines
8 lines
8 lines
8 lines
20 lines
2 lines
8 lines
4 lines
2 lines
2 lines
2 lines
2 lines
2 lines
4 lines
2 lines
2 lines
2 lines
16 lines
10 lines
54 lines
2 lines
2 lines
2 lines
24 lines
50 lines
2 lines
2 lines
2 lines
2 lines
4 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
8 lines
4 lines
2 lines
DebugInfo/
AArch64/
4 lines
2 lines
ARM/
4 lines
MIR/
AArch64/
2 lines
2 lines
ARM/
2 lines
2 lines
2 lines
2 lines
Mips/
2 lines
2 lines
X86/
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
8 lines
2 lines
2 lines
2 lines
2 lines
4 lines
2 lines
2 lines
2 lines
2 lines
2 lines
2 lines
X86/
2 lines
10 lines
2 lines
8 lines
2 lines
2 lines

Diff 219684

llvm/include/llvm/CodeGen/MachineFunction.h

llvm/include/llvm/CodeGen/TargetLowering.h

llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp

llvm/lib/CodeGen/AsmPrinter/WinException.cpp

llvm/lib/CodeGen/BranchRelaxation.cpp

llvm/lib/CodeGen/MIRParser/MIRParser.cpp

llvm/lib/CodeGen/MIRPrinter.cpp

llvm/lib/CodeGen/MachineFunction.cpp

llvm/lib/CodeGen/PatchableFunction.cpp

llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp

llvm/lib/Target/AMDGPU/R600AsmPrinter.cpp

llvm/lib/Target/ARC/ARCMachineFunctionInfo.h

Show All 28 Lines
public: public:
ARCFunctionInfo() ARCFunctionInfo()
: ReturnStackOffsetSet(false), VarArgsFrameIndex(0), : ReturnStackOffsetSet(false), VarArgsFrameIndex(0),
ReturnStackOffset(-1U), MaxCallStackReq(0) {} ReturnStackOffset(-1U), MaxCallStackReq(0) {}
explicit ARCFunctionInfo(MachineFunction &MF) explicit ARCFunctionInfo(MachineFunction &MF)
: ReturnStackOffsetSet(false), VarArgsFrameIndex(0), : ReturnStackOffsetSet(false), VarArgsFrameIndex(0),
ReturnStackOffset(-1U), MaxCallStackReq(0) { ReturnStackOffset(-1U), MaxCallStackReq(0) {
// Functions are 4-byte (2**2) aligned. // Functions are 4-byte aligned.
MF.setLogAlignment(2); MF.setAlignment(llvm::Align(4));
courbetUnsubmitted
Done
ReplyInline Actions

no s

courbet: no `s`
} }
~ARCFunctionInfo() {} ~ARCFunctionInfo() {}
void setVarArgsFrameIndex(int off) { VarArgsFrameIndex = off; } void setVarArgsFrameIndex(int off) { VarArgsFrameIndex = off; }
int getVarArgsFrameIndex() const { return VarArgsFrameIndex; } int getVarArgsFrameIndex() const { return VarArgsFrameIndex; }
void setReturnStackOffset(unsigned value) { void setReturnStackOffset(unsigned value) {
Show All 16 Lines

llvm/lib/Target/ARM/ARMBasicBlockInfo.cpp

llvm/lib/Target/ARM/ARMConstantIslandPass.cpp

llvm/lib/Target/Mips/MipsAsmPrinter.cpp

llvm/lib/Target/Mips/MipsConstantIslandPass.cpp

llvm/lib/Target/PowerPC/PPCBranchSelector.cpp

llvm/lib/Target/SystemZ/SystemZLongBranch.cpp

llvm/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir

llvm/test/CodeGen/AArch64/GlobalISel/combine-anyext-crash.mir

llvm/test/CodeGen/AArch64/GlobalISel/fold-fp-select.mir

llvm/test/CodeGen/AArch64/GlobalISel/fold-select.mir

llvm/test/CodeGen/AArch64/GlobalISel/fp128-legalize-crash-pr35690.mir

llvm/test/CodeGen/AArch64/GlobalISel/fp16-copy-gpr.mir

llvm/test/CodeGen/AArch64/GlobalISel/inline-memcpy.mir

llvm/test/CodeGen/AArch64/GlobalISel/inline-memmove.mir

llvm/test/CodeGen/AArch64/GlobalISel/inline-memset.mir

llvm/test/CodeGen/AArch64/GlobalISel/inline-small-memcpy.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-add.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-blockaddress.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-ceil.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-cmp.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-cos.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-div.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-dyn-alloca.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-exp.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-ext.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-fexp2.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-fma.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-frint.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-round.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-trunc.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-load-store-vector-of-ptr.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-load-store.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-log.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-log10.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-log2.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-nearbyint.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-non-pow2-load-store.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-phi.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-pow.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-s128-div.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-select.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-shuffle-vector.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-sin.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-sqrt.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalize-vector-icmp.mir

llvm/test/CodeGen/AArch64/GlobalISel/legalizer-combiner-zext-trunc-crash.mir

llvm/test/CodeGen/AArch64/GlobalISel/load-addressing-modes.mir

llvm/test/CodeGen/AArch64/GlobalISel/localizer-in-O0-pipeline.mir

llvm/test/CodeGen/AArch64/GlobalISel/localizer.mir

llvm/test/CodeGen/AArch64/GlobalISel/machine-cse-mid-pipeline.mir

llvm/test/CodeGen/AArch64/GlobalISel/non-pow-2-extload-combine.mir

llvm/test/CodeGen/AArch64/GlobalISel/observer-change-crash.mir

llvm/test/CodeGen/AArch64/GlobalISel/opt-fold-compare.mir

llvm/test/CodeGen/AArch64/GlobalISel/opt-shuffle-splat.mir

llvm/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-extending-loads-s1.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbank-extract-vector-elt.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbank-extract.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbank-fma.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbank-insert-vector-elt.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-round.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-trunc.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbank-nearbyint.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbank-select.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbank-trunc-s128.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbankselect-build-vector.mir

llvm/test/CodeGen/AArch64/GlobalISel/regbankselect-unmerge-vec.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-arith-extended-reg.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-atomic-load-store.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-binop.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-blockaddress.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-bswap.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-build-vector.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-cbz.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-concat-vectors.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-ctlz.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-extract-vector-elt.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-fcmp.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-frint-nofp16.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-frint.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-insert-vector-elt.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-int-ext.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-intrinsic-round.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-intrinsic-trunc.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-jump-table-brjt.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-ldaxr-intrin.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-ldxr-intrin.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-load-store-vector-of-ptr.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-load.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-nearbyint.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-phi.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-pr32733.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-select.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-shuffle-vector.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-shufflevec-undef-mask-elt.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-stlxr-intrin.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-store.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-stx.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-trap.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-uaddo.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-unmerge.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-vector-icmp.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-vector-shift.mir

llvm/test/CodeGen/AArch64/GlobalISel/select-with-no-legality-check.mir

llvm/test/CodeGen/AArch64/GlobalISel/store-addressing-modes.mir

llvm/test/CodeGen/AArch64/aarch64-mov-debug-locs.mir

llvm/test/CodeGen/AArch64/aarch64-vector-pcs.mir

llvm/test/CodeGen/AArch64/branch-relax-block-size.mir

llvm/test/CodeGen/AArch64/dont-shrink-wrap-stack-mayloadorstore.mir

llvm/test/CodeGen/AArch64/irg-nomem.mir

llvm/test/CodeGen/AArch64/jump-table-compress.mir

llvm/test/CodeGen/AArch64/machine-outliner-inline-asm-adrp.mir

llvm/test/CodeGen/AArch64/movimm-wzr.mir

llvm/test/CodeGen/AArch64/reverse-csr-restore-seq.mir

llvm/test/CodeGen/AArch64/spill-undef.mir

llvm/test/CodeGen/AArch64/wineh-frame0.mir

llvm/test/CodeGen/AArch64/wineh-frame1.mir

llvm/test/CodeGen/AArch64/wineh-frame2.mir

llvm/test/CodeGen/AArch64/wineh-frame3.mir

llvm/test/CodeGen/AArch64/wineh-frame4.mir

llvm/test/CodeGen/AArch64/wineh-frame5.mir

llvm/test/CodeGen/AArch64/wineh-frame6.mir

llvm/test/CodeGen/AArch64/wineh-frame7.mir

llvm/test/CodeGen/AArch64/wineh-frame8.mir

llvm/test/CodeGen/AArch64/wineh1.mir

llvm/test/CodeGen/AArch64/wineh2.mir

llvm/test/CodeGen/AArch64/wineh3.mir

llvm/test/CodeGen/AArch64/wineh4.mir

llvm/test/CodeGen/AArch64/wineh5.mir

llvm/test/CodeGen/AArch64/wineh6.mir

llvm/test/CodeGen/AArch64/wineh7.mir

llvm/test/CodeGen/AArch64/wineh8.mir

llvm/test/CodeGen/AArch64/wineh_shrinkwrap.mir

llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-block-addr.mir

llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-block-addr.mir

llvm/test/CodeGen/AMDGPU/coalescer-subreg-join.mir

llvm/test/CodeGen/AMDGPU/constant-fold-imm-immreg.mir

llvm/test/CodeGen/AMDGPU/couldnt-join-subrange-3.mir

llvm/test/CodeGen/AMDGPU/fix-vgpr-copies.mir

llvm/test/CodeGen/AMDGPU/flat-load-clustering.mir

llvm/test/CodeGen/AMDGPU/fold-imm-f16-f32.mir

llvm/test/CodeGen/AMDGPU/hazard.mir

llvm/test/CodeGen/AMDGPU/insert-waitcnts-exp.mir

llvm/test/CodeGen/AMDGPU/inserted-wait-states.mir

llvm/test/CodeGen/AMDGPU/invert-br-undef-vcc.mir

llvm/test/CodeGen/AMDGPU/limit-coalesce.mir

llvm/test/CodeGen/AMDGPU/memory-legalizer-atomic-insert-end.mir

llvm/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-1.mir

llvm/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-2.mir

llvm/test/CodeGen/AMDGPU/merge-load-store-physreg.mir

llvm/test/CodeGen/AMDGPU/merge-load-store.mir

llvm/test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir

llvm/test/CodeGen/AMDGPU/rename-independent-subregs-mac-operands.mir

llvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir

llvm/test/CodeGen/AMDGPU/schedule-regpressure.mir

llvm/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir

llvm/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir

llvm/test/CodeGen/AMDGPU/smem-no-clause-coalesced.mir

llvm/test/CodeGen/AMDGPU/undefined-physreg-sgpr-spill.mir

llvm/test/CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir

llvm/test/CodeGen/AMDGPU/wqm.mir

llvm/test/CodeGen/ARM/ARMLoadStoreDBG.mir

llvm/test/CodeGen/ARM/cmp1-peephole-thumb.mir

llvm/test/CodeGen/ARM/cmp2-peephole-thumb.mir

llvm/test/CodeGen/ARM/constant-island-movwt.mir

llvm/test/CodeGen/ARM/constant-islands-cfg.mir

llvm/test/CodeGen/ARM/constant-islands-split-IT.mir

llvm/test/CodeGen/ARM/dbg-range-extension.mir

llvm/test/CodeGen/ARM/expand-pseudos.mir

llvm/test/CodeGen/ARM/fp16-litpool-arm.mir

llvm/test/CodeGen/ARM/fp16-litpool-thumb.mir

llvm/test/CodeGen/ARM/fp16-litpool2-arm.mir

llvm/test/CodeGen/ARM/fp16-litpool3-arm.mir

llvm/test/CodeGen/ARM/ifcvt-diamond-unanalyzable-common.mir

llvm/test/CodeGen/ARM/misched-int-basic-thumb2.mir

llvm/test/CodeGen/ARM/misched-int-basic.mir

llvm/test/CodeGen/ARM/prera-ldst-aliasing.mir

llvm/test/CodeGen/ARM/prera-ldst-insertpt.mir

llvm/test/CodeGen/ARM/sched-it-debug-nodes.mir

llvm/test/CodeGen/ARM/single-issue-r52.mir

llvm/test/CodeGen/ARM/v6-jumptable-clobber.mir

llvm/test/CodeGen/ARM/vldm-liveness.mir

llvm/test/CodeGen/ARM/vldmia-sched.mir

llvm/test/CodeGen/Hexagon/bank-conflict.mir

llvm/test/CodeGen/Hexagon/early-if-conv-lifetime.mir

llvm/test/CodeGen/Hexagon/early-if-predicator.mir

llvm/test/CodeGen/Hexagon/ifcvt-live-subreg.mir

llvm/test/CodeGen/Hexagon/pipeliner/swp-phi-start.mir

llvm/test/CodeGen/Hexagon/regalloc-bad-undef.mir

llvm/test/CodeGen/Lanai/peephole-compare.mir

llvm/test/CodeGen/MIR/AArch64/print-parse-verify-failedISel-property.mir

llvm/test/CodeGen/MIR/AArch64/return-address-signing.mir

llvm/test/CodeGen/MIR/AArch64/swp.mir

llvm/test/CodeGen/MIR/AMDGPU/syncscopes.mir

llvm/test/CodeGen/MIR/Generic/machine-function.mir

llvm/test/CodeGen/MIR/PowerPC/peephole-miscompile-extswsli.mir

llvm/test/CodeGen/MIR/PowerPC/prolog_vec_spills.mir

llvm/test/CodeGen/MIR/X86/branch-folder-with-label.mir

llvm/test/CodeGen/MIR/X86/diexpr-win32.mir

llvm/test/CodeGen/MIR/X86/expected-stack-object.mir

llvm/test/CodeGen/MIR/X86/fixed-stack-di.mir

llvm/test/CodeGen/MIR/X86/fixed-stack-memory-operands.mir

llvm/test/CodeGen/MIR/X86/frame-info-stack-references.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/bitwise.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/branch.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/constants.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fabs.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fcmp.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fence.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/float_args.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/float_arithmetic_operations.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/float_constants.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fpext_and_fptrunc.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fptosi_and_fptoui.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fsqrt.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address_pic.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/icmp.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/inttoptr_and_ptrtoint.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/jump_table_and_brjt.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/load.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/load_store_fold.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/mul.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/phi.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/pointers.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/rem_and_div.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/select.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/sitofp_and_uitofp.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/stack_args.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/store.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/sub.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/truncStore_and_aExtLoad.mir

llvm/test/CodeGen/Mips/GlobalISel/instruction-select/zextLoad_and_sextLoad.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/add.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/bitwise.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/branch.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/ceil_and_floor.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/constants.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/fabs.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/fcmp.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/fence.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/float_arithmetic_operations.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/float_constants.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/fpext_and_fptrunc.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/fptosi_and_fptoui.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/global_address.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/icmp.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/inttoptr_and_ptrtoint.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/jump_table_and_brjt.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/load.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/mul.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/phi.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/pointers.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/rem_and_div.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/select.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/sitofp_and_uitofp.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/stack_args.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/store.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/sub.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/trap.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/trunc.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/truncStore_and_aExtLoad.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/zextLoad_and_sextLoad.mir

llvm/test/CodeGen/Mips/GlobalISel/legalizer/zext_and_sext.mir

llvm/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/truncStore_and_aExtLoad.mir

llvm/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/tryCombine.mir

llvm/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/zextLoad_and_sextLoad.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/TypeInfoforMF_skipCopies.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/bitwise.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/branch.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fabs.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fcmp.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fence.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/float_args.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/float_arithmetic_operations.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/float_constants.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fpext_and_fptrunc.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fptosi_and_fptoui.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fsqrt.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/global_address.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/global_address_pic.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/icmp.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/inttoptr_and_ptrtoint.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/jump_table_and_brjt.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/load.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s32.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s64.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/mul.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/phi.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/pointers.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/rem_and_div.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/select.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/sitofp_and_uitofp.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/stack_args.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/store.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/sub.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/test_TypeInfoforMF.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/truncStore_and_aExtLoad.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/zextLoad_and_sextLoad.mir

llvm/test/CodeGen/Mips/GlobalISel/regbankselect/zext_and_sext.mir

llvm/test/CodeGen/Mips/compactbranches/compact-branch-implicit-def.mir

llvm/test/CodeGen/Mips/compactbranches/empty-block.mir

llvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir

llvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir

llvm/test/CodeGen/Mips/instverify/dext-pos.mir

llvm/test/CodeGen/Mips/instverify/dext-size.mir

llvm/test/CodeGen/Mips/instverify/dextm-pos-size.mir

llvm/test/CodeGen/Mips/instverify/dextm-pos.mir

llvm/test/CodeGen/Mips/instverify/dextm-size.mir

llvm/test/CodeGen/Mips/instverify/dextu-pos-size.mir

llvm/test/CodeGen/Mips/instverify/dextu-pos.mir

llvm/test/CodeGen/Mips/instverify/dextu-size-valid.mir

llvm/test/CodeGen/Mips/instverify/dextu-size.mir

llvm/test/CodeGen/Mips/instverify/dins-pos-size.mir

llvm/test/CodeGen/Mips/instverify/dins-pos.mir

llvm/test/CodeGen/Mips/instverify/dins-size.mir

llvm/test/CodeGen/Mips/instverify/dinsm-pos-size.mir

llvm/test/CodeGen/Mips/instverify/dinsm-pos.mir

llvm/test/CodeGen/Mips/instverify/dinsm-size.mir

llvm/test/CodeGen/Mips/instverify/dinsu-pos-size.mir

llvm/test/CodeGen/Mips/instverify/dinsu-pos.mir

llvm/test/CodeGen/Mips/instverify/dinsu-size.mir

llvm/test/CodeGen/Mips/instverify/ext-pos-size.mir

llvm/test/CodeGen/Mips/instverify/ext-pos.mir

llvm/test/CodeGen/Mips/instverify/ext-size.mir

llvm/test/CodeGen/Mips/instverify/ins-pos-size.mir

llvm/test/CodeGen/Mips/instverify/ins-pos.mir

llvm/test/CodeGen/Mips/instverify/ins-size.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-fp-micromips.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-fp-micromipsr6.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-fp-mips.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-fp-mipsr6.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-int-microMIPS.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-int-micromipsr6.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-int-mips64.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-int-mips64r6.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-int-mipsr6.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-int.mir

llvm/test/CodeGen/Mips/longbranch/branch-limits-msa.mir

llvm/test/CodeGen/Mips/micromips-eva.mir

llvm/test/CodeGen/Mips/micromips-short-delay-slot.mir

llvm/test/CodeGen/Mips/micromips-sizereduction/micromips-lwp-swp.mir

llvm/test/CodeGen/Mips/micromips-sizereduction/micromips-no-lwp-swp.mir

llvm/test/CodeGen/Mips/mirparser/target-flags-pic-mxgot-tls.mir

llvm/test/CodeGen/Mips/mirparser/target-flags-pic-o32.mir

llvm/test/CodeGen/Mips/mirparser/target-flags-pic.mir

llvm/test/CodeGen/Mips/mirparser/target-flags-static-tls.mir

llvm/test/CodeGen/Mips/msa/emergency-spill.mir

llvm/test/CodeGen/Mips/sll-micromips-r6-encoding.mir

llvm/test/CodeGen/Mips/unaligned-memops-mapping.mir

llvm/test/CodeGen/PowerPC/NoCRFieldRedefWhenSpillingCRBIT.mir

llvm/test/CodeGen/PowerPC/aantidep-def-ec.mir

llvm/test/CodeGen/PowerPC/addisdtprelha-nonr3.mir

llvm/test/CodeGen/PowerPC/block-placement-1.mir

llvm/test/CodeGen/PowerPC/block-placement.mir

llvm/test/CodeGen/PowerPC/collapse-rotates.mir

llvm/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-R0-special-handling.mir

llvm/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-out-of-range.mir

llvm/test/CodeGen/PowerPC/convert-rr-to-ri-instrs.mir

llvm/test/CodeGen/PowerPC/convert-rr-to-ri-p9-vector.mir

llvm/test/CodeGen/PowerPC/expand-isel-1.mir

llvm/test/CodeGen/PowerPC/expand-isel-10.mir

llvm/test/CodeGen/PowerPC/expand-isel-2.mir

llvm/test/CodeGen/PowerPC/expand-isel-3.mir

llvm/test/CodeGen/PowerPC/expand-isel-4.mir

llvm/test/CodeGen/PowerPC/expand-isel-5.mir

llvm/test/CodeGen/PowerPC/expand-isel-6.mir

llvm/test/CodeGen/PowerPC/expand-isel-7.mir

llvm/test/CodeGen/PowerPC/expand-isel-8.mir

llvm/test/CodeGen/PowerPC/expand-isel-9.mir

llvm/test/CodeGen/PowerPC/no-rlwimi-trivial-commute.mir

llvm/test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir

llvm/test/CodeGen/PowerPC/remove-copy-crunsetcrbit.mir

llvm/test/CodeGen/PowerPC/remove-implicit-use.mir

llvm/test/CodeGen/PowerPC/remove-redundant-load-imm.mir

llvm/test/CodeGen/PowerPC/remove-self-copies.mir

llvm/test/CodeGen/PowerPC/rlwinm_rldicl_to_andi.mir

llvm/test/CodeGen/PowerPC/schedule-addi-load.mir

llvm/test/CodeGen/PowerPC/setcr_bc.mir

llvm/test/CodeGen/PowerPC/setcr_bc2.mir

llvm/test/CodeGen/PowerPC/setcr_bc3.mir

llvm/test/CodeGen/PowerPC/shrink-wrap.mir

llvm/test/CodeGen/PowerPC/tls_get_addr_fence1.mir

llvm/test/CodeGen/PowerPC/tls_get_addr_fence2.mir

llvm/test/CodeGen/RISCV/select-optimize-multiple.mir

llvm/test/CodeGen/SystemZ/RAbasic-invalid-LR-update.mir

llvm/test/CodeGen/SystemZ/clear-liverange-spillreg.mir

llvm/test/CodeGen/SystemZ/cond-move-04.mir

llvm/test/CodeGen/SystemZ/cond-move-05.mir

llvm/test/CodeGen/SystemZ/cond-move-08.mir

llvm/test/CodeGen/SystemZ/cond-move-regalloc-hints.mir

llvm/test/CodeGen/SystemZ/debuginstr-00.mir

llvm/test/CodeGen/SystemZ/debuginstr-01.mir

llvm/test/CodeGen/SystemZ/debuginstr-02.mir

llvm/test/CodeGen/SystemZ/debuginstr-cgp.mir

llvm/test/CodeGen/SystemZ/fp-conv-17.mir

llvm/test/CodeGen/SystemZ/load-and-test-RA-hints.mir

llvm/test/CodeGen/SystemZ/misched-readadvances.mir

llvm/test/CodeGen/SystemZ/postra-sched-expandedops.mir

llvm/test/CodeGen/SystemZ/regalloc-GR128-02.mir

llvm/test/CodeGen/SystemZ/regalloc-fast-invalid-kill-flag.mir

llvm/test/CodeGen/SystemZ/regcoal-undef-lane-4-rm-cp-commuting-def.mir

llvm/test/CodeGen/SystemZ/subregliveness-06.mir

llvm/test/CodeGen/SystemZ/subregliveness-07.mir

llvm/test/CodeGen/Thumb/PR36658.mir

llvm/test/CodeGen/Thumb/tbb-reuse.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/end-positive-offset.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/massive.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/multiblock-massive.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-call.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-read.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-spill.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-write.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-header.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-loop.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-while.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/size-limit.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/switch.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/while-negative-offset.mir

llvm/test/CodeGen/Thumb2/LowOverheadLoops/while.mir

llvm/test/CodeGen/Thumb2/m4-sched-ldr.mir

llvm/test/CodeGen/Thumb2/mve-vpt-block.mir

llvm/test/CodeGen/Thumb2/mve-vpt-block2.mir

llvm/test/CodeGen/Thumb2/mve-vpt-block3.mir

llvm/test/CodeGen/Thumb2/mve-vpt-block4.mir

llvm/test/CodeGen/Thumb2/mve-vpt-block5.mir

llvm/test/CodeGen/Thumb2/mve-vpt-block6.mir

llvm/test/CodeGen/Thumb2/mve-vpt-block7.mir

llvm/test/CodeGen/Thumb2/mve-vpt-block8.mir

llvm/test/CodeGen/Thumb2/mve-vpt-nots.mir

llvm/test/CodeGen/Thumb2/tbb-removeadd.mir

llvm/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-add-v128.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-add-v256.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-add-v512.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-add.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-and-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-ashr-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-brcond.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-cmp.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-ext-x86-64.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-ext.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-fadd-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-fdiv-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-fmul-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-fpext-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-fptrunc-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-fsub-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-insert-vec256.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-insert-vec512.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-lshr-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-32.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-64.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-mul-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-mul-v128.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-mul-v256.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-mul-v512.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-or-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-phi.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-shl-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-sub-v128.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-sub-v256.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-sub-v512.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-sub.mir

llvm/test/CodeGen/X86/GlobalISel/legalize-xor-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/regbankselect-AVX2.mir

llvm/test/CodeGen/X86/GlobalISel/regbankselect-AVX512.mir

llvm/test/CodeGen/X86/GlobalISel/regbankselect-X32.mir

llvm/test/CodeGen/X86/GlobalISel/regbankselect-X86_64.mir

llvm/test/CodeGen/X86/GlobalISel/select-GV-32.mir

llvm/test/CodeGen/X86/GlobalISel/select-GV-64.mir

llvm/test/CodeGen/X86/GlobalISel/select-add-v128.mir

llvm/test/CodeGen/X86/GlobalISel/select-add-v256.mir

llvm/test/CodeGen/X86/GlobalISel/select-add-v512.mir

llvm/test/CodeGen/X86/GlobalISel/select-add-x32.mir

llvm/test/CodeGen/X86/GlobalISel/select-add.mir

llvm/test/CodeGen/X86/GlobalISel/select-and-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-ashr-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-blsi.mir

llvm/test/CodeGen/X86/GlobalISel/select-blsr.mir

llvm/test/CodeGen/X86/GlobalISel/select-br.mir

llvm/test/CodeGen/X86/GlobalISel/select-brcond.mir

llvm/test/CodeGen/X86/GlobalISel/select-cmp.mir

llvm/test/CodeGen/X86/GlobalISel/select-constant.mir

llvm/test/CodeGen/X86/GlobalISel/select-copy.mir

llvm/test/CodeGen/X86/GlobalISel/select-ext-x86-64.mir

llvm/test/CodeGen/X86/GlobalISel/select-ext.mir

llvm/test/CodeGen/X86/GlobalISel/select-extract-vec256.mir

llvm/test/CodeGen/X86/GlobalISel/select-extract-vec512.mir

llvm/test/CodeGen/X86/GlobalISel/select-fadd-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-fconstant.mir

llvm/test/CodeGen/X86/GlobalISel/select-fdiv-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-fmul-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-fpext-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-fptrunc-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-fsub-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-gep.mir

llvm/test/CodeGen/X86/GlobalISel/select-insert-vec256.mir

llvm/test/CodeGen/X86/GlobalISel/select-insert-vec512.mir

llvm/test/CodeGen/X86/GlobalISel/select-lshr-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-memop-scalar-unordered.mir

llvm/test/CodeGen/X86/GlobalISel/select-memop-scalar-x32.mir

llvm/test/CodeGen/X86/GlobalISel/select-memop-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-memop-v128.mir

llvm/test/CodeGen/X86/GlobalISel/select-memop-v256.mir

llvm/test/CodeGen/X86/GlobalISel/select-memop-v512.mir

llvm/test/CodeGen/X86/GlobalISel/select-merge-vec256.mir

llvm/test/CodeGen/X86/GlobalISel/select-merge-vec512.mir

llvm/test/CodeGen/X86/GlobalISel/select-mul-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-mul-vec.mir

llvm/test/CodeGen/X86/GlobalISel/select-or-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-phi.mir

llvm/test/CodeGen/X86/GlobalISel/select-shl-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/select-sub-v128.mir

llvm/test/CodeGen/X86/GlobalISel/select-sub-v256.mir

llvm/test/CodeGen/X86/GlobalISel/select-sub-v512.mir

llvm/test/CodeGen/X86/GlobalISel/select-sub.mir

llvm/test/CodeGen/X86/GlobalISel/select-trunc.mir

llvm/test/CodeGen/X86/GlobalISel/select-undef.mir

llvm/test/CodeGen/X86/GlobalISel/select-unmerge-vec256.mir

llvm/test/CodeGen/X86/GlobalISel/select-unmerge-vec512.mir

llvm/test/CodeGen/X86/GlobalISel/select-xor-scalar.mir

llvm/test/CodeGen/X86/GlobalISel/x86-legalize-GV.mir

llvm/test/CodeGen/X86/GlobalISel/x86-legalize-inttoptr.mir

llvm/test/CodeGen/X86/GlobalISel/x86-legalize-ptrtoint.mir

llvm/test/CodeGen/X86/GlobalISel/x86-legalize-sdiv.mir

llvm/test/CodeGen/X86/GlobalISel/x86-legalize-srem.mir

llvm/test/CodeGen/X86/GlobalISel/x86-legalize-udiv.mir

llvm/test/CodeGen/X86/GlobalISel/x86-legalize-urem.mir

llvm/test/CodeGen/X86/GlobalISel/x86-select-inttoptr.mir

llvm/test/CodeGen/X86/GlobalISel/x86-select-ptrtoint.mir

llvm/test/CodeGen/X86/GlobalISel/x86-select-sdiv.mir

llvm/test/CodeGen/X86/GlobalISel/x86-select-srem.mir

llvm/test/CodeGen/X86/GlobalISel/x86-select-trap.mir

llvm/test/CodeGen/X86/GlobalISel/x86-select-udiv.mir

llvm/test/CodeGen/X86/GlobalISel/x86-select-urem.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-GV.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-fcmp.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-fptosi.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-inttoptr.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-ptrtoint.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-sdiv.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-sitofp.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-srem.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-udiv.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-urem.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-zext.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-select-fcmp.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-select-fptosi.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-select-inttoptr.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-select-ptrtoint.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-select-sdiv.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-select-sitofp.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-select-srem.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-select-udiv.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-select-urem.mir

llvm/test/CodeGen/X86/GlobalISel/x86_64-select-zext.mir

llvm/test/CodeGen/X86/PR37310.mir

llvm/test/CodeGen/X86/adx-commute.mir

llvm/test/CodeGen/X86/avoid-sfb-g-no-change.mir

llvm/test/CodeGen/X86/avoid-sfb-g-no-change2.mir

llvm/test/CodeGen/X86/avoid-sfb-g-no-change3.mir

llvm/test/CodeGen/X86/avoid-sfb-kill-flags.mir

llvm/test/CodeGen/X86/avoid-sfb-offset.mir

llvm/test/CodeGen/X86/avx512f-256-set0.mir

llvm/test/CodeGen/X86/bad-tls-fold.mir

llvm/test/CodeGen/X86/block-placement.mir

llvm/test/CodeGen/X86/conditional-tailcall-samedest.mir

llvm/test/CodeGen/X86/dbg-changes-codegen-branch-folding2.mir

llvm/test/CodeGen/X86/domain-reassignment.mir

llvm/test/CodeGen/X86/fixup-bw-inst.mir

llvm/test/CodeGen/X86/implicit-null-checks.mir

llvm/test/CodeGen/X86/implicit-null-chk-reg-rewrite.mir

llvm/test/CodeGen/X86/late-remat-update.mir

llvm/test/CodeGen/X86/lea-opt-with-debug.mir

llvm/test/CodeGen/X86/leaFixup32.mir

llvm/test/CodeGen/X86/leaFixup64.mir

llvm/test/CodeGen/X86/limit-split-cost.mir

llvm/test/CodeGen/X86/movtopush.mir

llvm/test/CodeGen/X86/non-value-mem-operand.mir

llvm/test/CodeGen/X86/opt_phis2.mir

llvm/test/CodeGen/X86/peephole-fold-testrr.mir

llvm/test/CodeGen/X86/postra-ignore-dbg-instrs.mir

llvm/test/CodeGen/X86/pr30821.mir

llvm/test/CodeGen/X86/pr38952.mir

llvm/test/CodeGen/X86/pre-coalesce.mir

llvm/test/CodeGen/X86/regalloc-copy-hints.mir

llvm/test/CodeGen/X86/shrink_wrap_dbg_value.mir

llvm/test/CodeGen/X86/sjlj-shadow-stack-liveness.mir

llvm/test/CodeGen/X86/stack-folding-adx.mir

llvm/test/CodeGen/X86/stack-folding-bmi2.mir

llvm/test/CodeGen/X86/win_coreclr_chkstk_liveins.mir

llvm/test/DebugInfo/AArch64/asan-stack-vars.mir

llvm/test/DebugInfo/AArch64/compiler-gen-bbs-livedebugvalues.mir

llvm/test/DebugInfo/ARM/cfi-eof-prologue.mir

llvm/test/DebugInfo/MIR/AArch64/clobber-sp.mir

llvm/test/DebugInfo/MIR/AArch64/implicit-def-dead-scope.mir

llvm/test/DebugInfo/MIR/ARM/live-debug-values-reg-copy.mir

llvm/test/DebugInfo/MIR/ARM/split-superreg-complex.mir

llvm/test/DebugInfo/MIR/ARM/split-superreg-piece.mir

llvm/test/DebugInfo/MIR/ARM/split-superreg.mir

llvm/test/DebugInfo/MIR/Mips/last-inst-bundled.mir

llvm/test/DebugInfo/MIR/Mips/live-debug-values-reg-copy.mir

llvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir

llvm/test/DebugInfo/MIR/X86/avoid-single-entry-value-location.mir

llvm/test/DebugInfo/MIR/X86/bit-piece-dh.mir

llvm/test/DebugInfo/MIR/X86/dbg-stack-value-range.mir

llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir

llvm/test/DebugInfo/MIR/X86/debug-loc-0.mir

llvm/test/DebugInfo/MIR/X86/empty-inline.mir

llvm/test/DebugInfo/MIR/X86/kill-after-spill.mir

llvm/test/DebugInfo/MIR/X86/live-debug-values-3preds.mir

llvm/test/DebugInfo/MIR/X86/live-debug-values-reg-copy.mir

llvm/test/DebugInfo/MIR/X86/live-debug-values-restore-collide.mir

llvm/test/DebugInfo/MIR/X86/live-debug-values-restore.mir

llvm/test/DebugInfo/MIR/X86/live-debug-values-spill.mir

llvm/test/DebugInfo/MIR/X86/live-debug-values.mir

llvm/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg-debugonly.mir

llvm/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg.mir

llvm/test/DebugInfo/MIR/X86/livedebugvalues-limit.mir

llvm/test/DebugInfo/MIR/X86/livedebugvars-crossbb-interval.mir

llvm/test/DebugInfo/MIR/X86/mlicm-hoist.mir

llvm/test/DebugInfo/MIR/X86/multiple-param-dbg-value-entry.mir

llvm/test/DebugInfo/MIR/X86/no-cfi-loc.mir

llvm/test/DebugInfo/MIR/X86/prolog-epilog-indirection.mir

llvm/test/DebugInfo/MIR/X86/regcoalescer.mir

llvm/test/DebugInfo/X86/debug-loc-asan.mir

llvm/test/DebugInfo/X86/debug-loc-offset.mir

llvm/test/DebugInfo/X86/dw_op_minus.mir

llvm/test/DebugInfo/X86/live-debug-values-constprop.mir

llvm/test/DebugInfo/X86/live-debug-vars-dse.mir

llvm/test/DebugInfo/X86/pr19307.mir