Page MenuHomePhabricator

[PowerPC] Set useful flags for vector imm setting instructions
ClosedPublic

Authored by jsji on Feb 25 2019, 1:42 PM.

Details

Summary

Vector imm setting instructions like

V_SET0B/V_SET0H/V_SET0
V_SETALLONESB/V_SETALLONESH/V_SETALLONES
XXLXORz/XXLXORspz/XXLXORdpz

Should behave like LI8.
We should set corresponding flags to allow rematerialization and other opts in LICM, RA, Scheduling etc.

Diff Detail

Repository
rL LLVM

Event Timeline

jsji created this revision.Feb 25 2019, 1:42 PM
Herald added a project: Restricted Project. · View Herald TranscriptFeb 25 2019, 1:42 PM
nemanjai accepted this revision.Mar 12 2019, 3:54 AM

LGTM. Sorry about the delay.

This revision is now accepted and ready to land.Mar 12 2019, 3:54 AM
jsji updated this revision to Diff 190263.Mar 12 2019, 8:17 AM

Update testcases(pr36292.ll) to reflect upstream changes.

jsji updated this revision to Diff 190299.Mar 12 2019, 11:15 AM

No-relevant testcase update committed in NFC patch https://reviews.llvm.org/rL355945 first.
Update patch to show relevant changes only.

This revision was automatically updated to reflect the committed changes.