This is an archive of the discontinued LLVM Phabricator instance.

Paths

[WebAssembly] Update bleeding-edge cpu features
ClosedPublic

Authored by tlively on Nov 9 2018, 4:04 PM.

Reviewers

aheejin
dschuff

Commits

I wish I can also include FeatureExceptionHandling but I guess I can't yet ༼ ༎ຶ ෴ ༎ຶ༽

This revision is now accepted and ready to land.Nov 9 2018, 4:09 PM

This revision was automatically updated to reflect the committed changes.

Path

Size

llvm/

trunk/

lib/

Target/

WebAssembly/

3 lines

	Show First 20 Lines • Show All 65 Lines • ▼ Show 20 Lines
	// Minimal Viable Product.			// Minimal Viable Product.
	def : ProcessorModel<"mvp", NoSchedModel, []>;			def : ProcessorModel<"mvp", NoSchedModel, []>;

	// Generic processor: latest stable version.			// Generic processor: latest stable version.
	def : ProcessorModel<"generic", NoSchedModel, []>;			def : ProcessorModel<"generic", NoSchedModel, []>;

	// Latest and greatest experimental version of WebAssembly. Bugs included!			// Latest and greatest experimental version of WebAssembly. Bugs included!
	def : ProcessorModel<"bleeding-edge", NoSchedModel,			def : ProcessorModel<"bleeding-edge", NoSchedModel,
	[FeatureSIMD128, FeatureAtomics]>;			[FeatureSIMD128, FeatureAtomics,
				FeatureNontrappingFPToInt, FeatureSignExt]>;

	//===----------------------------------------------------------------------===//			//===----------------------------------------------------------------------===//
	// Target Declaration			// Target Declaration
	//===----------------------------------------------------------------------===//			//===----------------------------------------------------------------------===//

	def WebAssemblyAsmParser : AsmParser {			def WebAssemblyAsmParser : AsmParser {
	// The physical register names are not in the binary format or asm text			// The physical register names are not in the binary format or asm text
	let ShouldEmitMatchRegisterName = 0;			let ShouldEmitMatchRegisterName = 0;
	Show All 14 Lines