This is an archive of the discontinued LLVM Phabricator instance.

[mlir][sparse] rewrite arith::SelectOp to semiring operations to sparsify it.
ClosedPublic

Authored by Peiming on Jun 20 2023, 9:16 PM.

Diff Detail

Event Timeline

Peiming created this revision.Jun 20 2023, 9:16 PM
Herald added a project: Restricted Project. · View Herald Transcript
Peiming requested review of this revision.Jun 20 2023, 9:16 PM
K-Wu accepted this revision.Jun 20 2023, 9:28 PM
This revision is now accepted and ready to land.Jun 20 2023, 9:28 PM
aartbik added inline comments.Jun 20 2023, 9:37 PM
mlir/lib/Dialect/SparseTensor/Transforms/SparseTensorRewriting.cpp
406

typo: conditions

421

period at end

Peiming updated this revision to Diff 533294.Jun 21 2023, 9:20 AM

address comments and add integration test.

Peiming marked 2 inline comments as done.Jun 21 2023, 9:21 AM
Peiming added inline comments.
mlir/lib/Dialect/SparseTensor/Transforms/SparseTensorRewriting.cpp
47

Rationale: CompressedWithHi breaks the logic

Peiming updated this revision to Diff 533311.Jun 21 2023, 9:48 AM

fix leaks.

aartbik accepted this revision.Jun 21 2023, 12:28 PM
aartbik added inline comments.
mlir/lib/Dialect/SparseTensor/Transforms/SparseTensorRewriting.cpp
402

the block args are missing here, sothe ssa values here are not bound?

Peiming updated this revision to Diff 533390.Jun 21 2023, 2:04 PM

address comments.

Peiming marked an inline comment as done.Jun 21 2023, 2:04 PM
This revision was landed with ongoing or failed builds.Jun 21 2023, 2:22 PM
This revision was automatically updated to reflect the committed changes.