This is an archive of the discontinued LLVM Phabricator instance.

[ARM] Remove XFAIL on test/CodeGen/Generic/MachineBranchProb.ll
ClosedPublic

Authored by mgrang on Oct 28 2015, 11:33 AM.

Reviewers

Commits

Summary

Refer PR23377. This test was XFAIL'ed for Hexagon as well as ARM. But it has now started passing for ARM.

mgrang retitled this revision from to [ARM] Remove XFAIL on test/CodeGen/Generic/MachineBranchProb.ll.

mgrang updated this object.

mgrang added reviewers: kparzysz, hans.

mgrang set the repository for this revision to rL LLVM.

mgrang added a subscriber: llvm-commits.

kparzysz edited edge metadata.

This revision is now accepted and ready to land.Oct 29 2015, 10:41 AM

Path

Size

test/

CodeGen/

Generic/

3 lines

	; RUN: llc < %s -print-machineinstrs=expand-isel-pseudos -o /dev/null 2>&1 \| FileCheck %s			; RUN: llc < %s -print-machineinstrs=expand-isel-pseudos -o /dev/null 2>&1 \| FileCheck %s

	; ARM & AArch64 run an extra SimplifyCFG which disrupts this test.
	; Hexagon crashes (PR23377)			; Hexagon crashes (PR23377)
	; XFAIL: arm,aarch64,hexagon			; XFAIL: hexagon

	; Make sure we have the correct weight attached to each successor.			; Make sure we have the correct weight attached to each successor.
	define i32 @test2(i32 %x) nounwind uwtable readnone ssp {			define i32 @test2(i32 %x) nounwind uwtable readnone ssp {
	; CHECK-LABEL: Machine code for function test2:			; CHECK-LABEL: Machine code for function test2:
	entry:			entry:
	%conv = sext i32 %x to i64			%conv = sext i32 %x to i64
	switch i64 %conv, label %return [			switch i64 %conv, label %return [
	i64 0, label %sw.bb			i64 0, label %sw.bb
	▲ Show 20 Lines • Show All 61 Lines • Show Last 20 Lines