This is an archive of the discontinued LLVM Phabricator instance.

[mlir][Tensor][NFC] Better document rank-reducing behavior of ExtractSliceOp and cleanup
ClosedPublic

Authored by nicolasvasilache on Jun 29 2022, 4:19 AM.

Details

Diff Detail

Event Timeline

nicolasvasilache requested review of this revision.Jun 29 2022, 4:19 AM
Herald added a project: Restricted Project. · View Herald TranscriptJun 29 2022, 4:19 AM
pifon2a accepted this revision.Jun 29 2022, 4:25 AM
pifon2a added inline comments.
mlir/include/mlir/Dialect/Tensor/IR/TensorOps.td
216

Is there a reason why it cannot always rank-reduce to just 6 instead of 6x1 or 1x6?

This revision is now accepted and ready to land.Jun 29 2022, 4:25 AM
nicolasvasilache marked an inline comment as done.Jun 29 2022, 4:28 AM
nicolasvasilache added inline comments.
mlir/include/mlir/Dialect/Tensor/IR/TensorOps.td
216

it can but that would be a 1-D shape