It is possible for the shift value to exceed the number of bits. In these
cases we can just multiply by zero. This is relatively rare occurence but
should be handled.
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Paths
| Differential D115779
[mlir][tosa] Handle rescale case where shift > 63 ClosedPublic Authored by rsuderman on Dec 14 2021, 6:33 PM.
Details Summary It is possible for the shift value to exceed the number of bits. In these
Diff Detail
Event TimelineThis revision is now accepted and ready to land.Dec 15 2021, 9:52 AM Closed by commit rG0763f12213dc: [mlir][tosa] Handle rescale case where shift > 63 (authored by rsuderman). · Explain WhyDec 16 2021, 3:37 PM This revision was automatically updated to reflect the committed changes.
Revision Contents
Diff 394449 mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp
mlir/lib/Dialect/Tosa/Utils/QuantUtils.cpp
mlir/test/Conversion/TosaToLinalg/tosa-to-linalg.mlir
|
(Same here)