Details
Diff Detail
- Repository
- rG LLVM Github Monorepo
Event Timeline
A few questions (though none of them are blocking)
mlir/test/Integration/Dialect/SparseTensor/CPU/sparse_cast.mlir | ||
---|---|---|
16 | Why the removal of enable-simd-index32? Doesn't seem to fit with the rest of the differential | |
mlir/test/Integration/Dialect/SparseTensor/CPU/sparse_flatten.mlir | ||
5–19 | Why the addition of --lower-affine? For correctness or performance? | |
6–18 | Are we allowed to use shell for-loops here? If so, I think it'd be a lot clearer to do something like: // RUN: for p in '' '="vectorization-strategy=2 vl=4"' ; do // RUN: mlir-opt %s --sparsification${p} --sparse-tensor-conversion ... rather than repeating everything with that one change. (That doesn't parse quite right due to how the runner quotes/evals things, but some variation of it ought to work I'd think.) |
mlir/test/Integration/Dialect/SparseTensor/CPU/sparse_flatten.mlir | ||
---|---|---|
5–19 | For the vector case, it is needed for correctness, I add it to the scalar case for consistency. | |
6–18 | Yeah, I was also thinking there should be better ways to do this. For now, I picked this since SIMD makes sense for some, but not all tests, so I added it where it makes sense. Also, at one point I want to move all those flags into one centralized play, so we do something like mlir-opt ${SPARSE_FLAGS} .... and that would encapsulate the SIMD/no-SIMD case. I will file a buganizer entry on that for follow-up! |
I filed https://bugs.llvm.org/show_bug.cgi?id=52409 for centralizing sparse compiler configs.
mlir/test/Integration/Dialect/SparseTensor/CPU/sparse_cast.mlir | ||
---|---|---|
16 | While here, I noticed that it does not makes sense, since we are not setting the bitwidth to anything < 64 in this test |
Why the removal of enable-simd-index32? Doesn't seem to fit with the rest of the differential