This is an archive of the discontinued LLVM Phabricator instance.

Differential D100716

[WebAssembly] Use v128.const instead of splats for constants
ClosedPublic

Authored by tlively on Apr 18 2021, 12:24 AM.

Details

Reviewers
aheejin
dschuff
Commits
rGe657c84fa10e: [WebAssembly] Use v128.const instead of splats for constants
Summary

We previously used splats instead of v128.const to materialize vector constants
because V8 did not support v128.const. Now that V8 supports v128.const, we can
use v128.const instead. Although this increases code size, it should also
increase performance (or at least require fewer engine-side optimizations), so
it is an appropriate change to make.

Diff Detail

Event Timeline

tlively created this revision.Apr 18 2021, 12:24 AM
Herald added subscribers: wingo, ecnelises, sunfish and 3 others. · View Herald TranscriptApr 18 2021, 12:24 AM
tlively requested review of this revision.Apr 18 2021, 12:24 AM
Herald added a project: Restricted Project. · View Herald TranscriptApr 18 2021, 12:24 AM
Herald added a subscriber: llvm-commits. · View Herald Transcript
Harbormaster completed remote builds in B99362: Diff 338358.Apr 18 2021, 1:05 AM
aheejin accepted this revision.Apr 18 2021, 1:19 AM
aheejin added inline comments.
llvm/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
1163

We can delete this comment now

This revision is now accepted and ready to land.Apr 18 2021, 1:19 AM
tlively added inline comments.Apr 19 2021, 12:36 PM
llvm/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
1163

Thanks for the catch!

Closed by commit rGe657c84fa10e: [WebAssembly] Use v128.const instead of splats for constants (authored by tlively). · Explain WhyApr 19 2021, 12:44 PM
This revision was automatically updated to reflect the committed changes.
tlively added a commit: rGe657c84fa10e: [WebAssembly] Use v128.const instead of splats for constants.

Revision Contents

PathSize
llvm/
lib/
Target/
WebAssembly/
11 lines
11 lines
test/
CodeGen/
WebAssembly/
5 lines
48 lines

Diff 338358

llvm/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td

Show First 20 Lines • Show All 1,154 Lines • ▼ Show 20 Lines
} }
defm "" : SIMDNarrow<I16x8, 101>; defm "" : SIMDNarrow<I16x8, 101>;
defm "" : SIMDNarrow<I32x4, 133>; defm "" : SIMDNarrow<I32x4, 133>;
// Use narrowing operations for truncating stores. Since the narrowing // Use narrowing operations for truncating stores. Since the narrowing
// operations are saturating instead of truncating, we need to mask // operations are saturating instead of truncating, we need to mask
// the stored values first. // the stored values first.
// TODO: Use consts instead of splats // TODO: Use consts instead of splats
aheejinUnsubmitted
Not Done
ReplyInline Actions

We can delete this comment now

aheejin: We can delete this comment now
tlivelyAuthorUnsubmitted
Done
ReplyInline Actions

Thanks for the catch!

tlively: Thanks for the catch!
def store_v8i8_trunc_v8i16 : def store_v8i8_trunc_v8i16 :
OutPatFrag<(ops node:$val), OutPatFrag<(ops node:$val),
(EXTRACT_LANE_I64x2 (EXTRACT_LANE_I64x2
(NARROW_U_I8x16 (NARROW_U_I8x16
(AND (SPLAT_I32x4 (CONST_I32 0x00ff00ff)), node:$val), (AND
(CONST_V128_I16x8
0x00ff, 0x00ff, 0x00ff, 0x00ff,
0x00ff, 0x00ff, 0x00ff, 0x00ff),
node:$val),
$val), // Unused input $val), // Unused input
0)>; 0)>;
def store_v4i16_trunc_v4i32 : def store_v4i16_trunc_v4i32 :
OutPatFrag<(ops node:$val), OutPatFrag<(ops node:$val),
(EXTRACT_LANE_I64x2 (EXTRACT_LANE_I64x2
(NARROW_U_I16x8 (NARROW_U_I16x8
(AND (SPLAT_I32x4 (CONST_I32 0x0000ffff)), node:$val), (AND
(CONST_V128_I32x4
0x0000ffff, 0x0000ffff, 0x0000ffff, 0x0000ffff),
node:$val),
$val), // Unused input $val), // Unused input
0)>; 0)>;
// Store patterns adapted from WebAssemblyInstrMemory.td // Store patterns adapted from WebAssemblyInstrMemory.td
multiclass NarrowingStorePatNoOffset<Vec vec, OutPatFrag out> { multiclass NarrowingStorePatNoOffset<Vec vec, OutPatFrag out> {
defvar node = !cast<PatFrag>("truncstorevi"#vec.split.lane_bits); defvar node = !cast<PatFrag>("truncstorevi"#vec.split.lane_bits);
def : Pat<(node vec.vt:$val, I32:$addr), def : Pat<(node vec.vt:$val, I32:$addr),
(STORE_I64_A32 0, 0, $addr, (out $val))>, (STORE_I64_A32 0, 0, $addr, (out $val))>,
▲ Show 20 Lines • Show All 83 Lines • Show Last 20 Lines

llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp

Show First 20 Lines • Show All 115 Lines • ▼ Show 20 Lines auto *Val = cast<ConstantFP>(Constant::getNullValue(
Type::getFloatTy(MF.getFunction().getContext()))); Type::getFloatTy(MF.getFunction().getContext())));
MI->addOperand(MachineOperand::CreateFPImm(Val)); MI->addOperand(MachineOperand::CreateFPImm(Val));
} else if (RegClass == &WebAssembly::F64RegClass) { } else if (RegClass == &WebAssembly::F64RegClass) {
MI->setDesc(TII->get(WebAssembly::CONST_F64)); MI->setDesc(TII->get(WebAssembly::CONST_F64));
auto *Val = cast<ConstantFP>(Constant::getNullValue( auto *Val = cast<ConstantFP>(Constant::getNullValue(
Type::getDoubleTy(MF.getFunction().getContext()))); Type::getDoubleTy(MF.getFunction().getContext())));
MI->addOperand(MachineOperand::CreateFPImm(Val)); MI->addOperand(MachineOperand::CreateFPImm(Val));
} else if (RegClass == &WebAssembly::V128RegClass) { } else if (RegClass == &WebAssembly::V128RegClass) {
// TODO: Replace this with v128.const 0 once that is supported in V8 MI->setDesc(TII->get(WebAssembly::CONST_V128_I64x2));
Register TempReg = MRI.createVirtualRegister(&WebAssembly::I32RegClass); MI->addOperand(MachineOperand::CreateImm(0));
MI->setDesc(TII->get(WebAssembly::SPLAT_I32x4)); MI->addOperand(MachineOperand::CreateImm(0));
MI->addOperand(MachineOperand::CreateReg(TempReg, false));
MachineInstr *Const = BuildMI(*MI->getParent(), MI, MI->getDebugLoc(),
TII->get(WebAssembly::CONST_I32), TempReg)
.addImm(0);
LIS.InsertMachineInstrInMaps(*Const);
} else { } else {
llvm_unreachable("Unexpected reg class"); llvm_unreachable("Unexpected reg class");
} }
} }
// Determine whether a call to the callee referenced by // Determine whether a call to the callee referenced by
// MI->getOperand(CalleeOpNo) reads memory, writes memory, and/or has side // MI->getOperand(CalleeOpNo) reads memory, writes memory, and/or has side
// effects. // effects.
▲ Show 20 Lines • Show All 845 Lines • Show Last 20 Lines

llvm/test/CodeGen/WebAssembly/implicit-def.ll

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 LinesC: ; preds = %B, %A
br label %X br label %X
X: ; preds = %0, C X: ; preds = %0, C
%i = phi double [ 1.0, %0 ], [ %h, %C ] %i = phi double [ 1.0, %0 ], [ %h, %C ]
ret double %i ret double %i
} }
; CHECK-LABEL: implicit_def_v4i32: ; CHECK-LABEL: implicit_def_v4i32:
; CHECK: i32.const $push{{[0-9]+}}=, 0{{$}} ; CHECK: v128.const $push[[R:[0-9]+]]=, 0, 0{{$}}
; CHECK: i32.const $push{{[0-9]+}}=, 0{{$}}
; CHECK: i32.const $push[[L0:[0-9]+]]=, 0{{$}}
; CHECK-NEXT: i32x4.splat $push[[R:[0-9]+]]=, $pop[[L0]]
; CHECK-NEXT: return $pop[[R]]{{$}} ; CHECK-NEXT: return $pop[[R]]{{$}}
define <4 x i32> @implicit_def_v4i32() { define <4 x i32> @implicit_def_v4i32() {
br i1 undef, label %A, label %X br i1 undef, label %A, label %X
A: ; preds = %0 A: ; preds = %0
%d = icmp slt i1 0, 0 %d = icmp slt i1 0, 0
br i1 %d, label %C, label %B br i1 %d, label %C, label %B
Show All 11 Lines

llvm/test/CodeGen/WebAssembly/simd-offset.ll

Show First 20 Lines • Show All 917 Lines • ▼ Show 20 Lines; CHECK-NEXT: # fallthrough-return
ret void ret void
} }
define void @store_narrowing_v8i16(<8 x i8> %v, <8 x i8>* %p) { define void @store_narrowing_v8i16(<8 x i8> %v, <8 x i8>* %p) {
; CHECK-LABEL: store_narrowing_v8i16: ; CHECK-LABEL: store_narrowing_v8i16:
; CHECK: .functype store_narrowing_v8i16 (v128, i32) -> () ; CHECK: .functype store_narrowing_v8i16 (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const 16711935 ; CHECK-NEXT: v128.const 255, 255, 255, 255, 255, 255, 255, 255
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i8x16.narrow_i16x8_u ; CHECK-NEXT: i8x16.narrow_i16x8_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 0 ; CHECK-NEXT: i64.store 0
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
store <8 x i8> %v, <8 x i8>* %p store <8 x i8> %v, <8 x i8>* %p
Show All 15 Lines; CHECK-NEXT: # fallthrough-return
ret void ret void
} }
define void @store_narrowing_v8i16_with_folded_offset(<8 x i8> %v, <8 x i8>* %p) { define void @store_narrowing_v8i16_with_folded_offset(<8 x i8> %v, <8 x i8>* %p) {
; CHECK-LABEL: store_narrowing_v8i16_with_folded_offset: ; CHECK-LABEL: store_narrowing_v8i16_with_folded_offset:
; CHECK: .functype store_narrowing_v8i16_with_folded_offset (v128, i32) -> () ; CHECK: .functype store_narrowing_v8i16_with_folded_offset (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const 16711935 ; CHECK-NEXT: v128.const 255, 255, 255, 255, 255, 255, 255, 255
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i8x16.narrow_i16x8_u ; CHECK-NEXT: i8x16.narrow_i16x8_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 16 ; CHECK-NEXT: i64.store 16
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%q = ptrtoint <8 x i8>* %p to i32 %q = ptrtoint <8 x i8>* %p to i32
Show All 16 Lines; CHECK-NEXT: # fallthrough-return
ret void ret void
} }
define void @store_narrowing_v8i16_with_folded_gep_offset(<8 x i8> %v, <8 x i8>* %p) { define void @store_narrowing_v8i16_with_folded_gep_offset(<8 x i8> %v, <8 x i8>* %p) {
; CHECK-LABEL: store_narrowing_v8i16_with_folded_gep_offset: ; CHECK-LABEL: store_narrowing_v8i16_with_folded_gep_offset:
; CHECK: .functype store_narrowing_v8i16_with_folded_gep_offset (v128, i32) -> () ; CHECK: .functype store_narrowing_v8i16_with_folded_gep_offset (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const 16711935 ; CHECK-NEXT: v128.const 255, 255, 255, 255, 255, 255, 255, 255
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i8x16.narrow_i16x8_u ; CHECK-NEXT: i8x16.narrow_i16x8_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 8 ; CHECK-NEXT: i64.store 8
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%s = getelementptr inbounds <8 x i8>, <8 x i8>* %p, i32 1 %s = getelementptr inbounds <8 x i8>, <8 x i8>* %p, i32 1
Show All 18 Lines
define void @store_narrowing_v8i16_with_unfolded_gep_negative_offset(<8 x i8> %v, <8 x i8>* %p) { define void @store_narrowing_v8i16_with_unfolded_gep_negative_offset(<8 x i8> %v, <8 x i8>* %p) {
; CHECK-LABEL: store_narrowing_v8i16_with_unfolded_gep_negative_offset: ; CHECK-LABEL: store_narrowing_v8i16_with_unfolded_gep_negative_offset:
; CHECK: .functype store_narrowing_v8i16_with_unfolded_gep_negative_offset (v128, i32) -> () ; CHECK: .functype store_narrowing_v8i16_with_unfolded_gep_negative_offset (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const -8 ; CHECK-NEXT: i32.const -8
; CHECK-NEXT: i32.add ; CHECK-NEXT: i32.add
; CHECK-NEXT: i32.const 16711935 ; CHECK-NEXT: v128.const 255, 255, 255, 255, 255, 255, 255, 255
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i8x16.narrow_i16x8_u ; CHECK-NEXT: i8x16.narrow_i16x8_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 0 ; CHECK-NEXT: i64.store 0
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%s = getelementptr inbounds <8 x i8>, <8 x i8>* %p, i32 -1 %s = getelementptr inbounds <8 x i8>, <8 x i8>* %p, i32 -1
Show All 20 Lines
define void @store_narrowing_v8i16_with_unfolded_offset(<8 x i8> %v, <8 x i8>* %p) { define void @store_narrowing_v8i16_with_unfolded_offset(<8 x i8> %v, <8 x i8>* %p) {
; CHECK-LABEL: store_narrowing_v8i16_with_unfolded_offset: ; CHECK-LABEL: store_narrowing_v8i16_with_unfolded_offset:
; CHECK: .functype store_narrowing_v8i16_with_unfolded_offset (v128, i32) -> () ; CHECK: .functype store_narrowing_v8i16_with_unfolded_offset (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const 16 ; CHECK-NEXT: i32.const 16
; CHECK-NEXT: i32.add ; CHECK-NEXT: i32.add
; CHECK-NEXT: i32.const 16711935 ; CHECK-NEXT: v128.const 255, 255, 255, 255, 255, 255, 255, 255
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i8x16.narrow_i16x8_u ; CHECK-NEXT: i8x16.narrow_i16x8_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 0 ; CHECK-NEXT: i64.store 0
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%q = ptrtoint <8 x i8>* %p to i32 %q = ptrtoint <8 x i8>* %p to i32
Show All 20 Lines
define void @store_narrowing_v8i16_with_unfolded_gep_offset(<8 x i8> %v, <8 x i8>* %p) { define void @store_narrowing_v8i16_with_unfolded_gep_offset(<8 x i8> %v, <8 x i8>* %p) {
; CHECK-LABEL: store_narrowing_v8i16_with_unfolded_gep_offset: ; CHECK-LABEL: store_narrowing_v8i16_with_unfolded_gep_offset:
; CHECK: .functype store_narrowing_v8i16_with_unfolded_gep_offset (v128, i32) -> () ; CHECK: .functype store_narrowing_v8i16_with_unfolded_gep_offset (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const 8 ; CHECK-NEXT: i32.const 8
; CHECK-NEXT: i32.add ; CHECK-NEXT: i32.add
; CHECK-NEXT: i32.const 16711935 ; CHECK-NEXT: v128.const 255, 255, 255, 255, 255, 255, 255, 255
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i8x16.narrow_i16x8_u ; CHECK-NEXT: i8x16.narrow_i16x8_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 0 ; CHECK-NEXT: i64.store 0
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%s = getelementptr <8 x i8>, <8 x i8>* %p, i32 1 %s = getelementptr <8 x i8>, <8 x i8>* %p, i32 1
Show All 14 Lines; CHECK-NEXT: # fallthrough-return
ret void ret void
} }
define void @store_narrowing_v8i16_to_numeric_address(<8 x i8> %v, <8 x i8>* %p) { define void @store_narrowing_v8i16_to_numeric_address(<8 x i8> %v, <8 x i8>* %p) {
; CHECK-LABEL: store_narrowing_v8i16_to_numeric_address: ; CHECK-LABEL: store_narrowing_v8i16_to_numeric_address:
; CHECK: .functype store_narrowing_v8i16_to_numeric_address (v128, i32) -> () ; CHECK: .functype store_narrowing_v8i16_to_numeric_address (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: i32.const 0 ; CHECK-NEXT: i32.const 0
; CHECK-NEXT: i32.const 16711935 ; CHECK-NEXT: v128.const 255, 255, 255, 255, 255, 255, 255, 255
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i8x16.narrow_i16x8_u ; CHECK-NEXT: i8x16.narrow_i16x8_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 32 ; CHECK-NEXT: i64.store 32
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%s = inttoptr i32 32 to <8 x i8>* %s = inttoptr i32 32 to <8 x i8>*
Show All 13 Lines; CHECK-NEXT: # fallthrough-return
ret void ret void
} }
define void @store_narrowing_v8i16_to_global_address(<8 x i8> %v) { define void @store_narrowing_v8i16_to_global_address(<8 x i8> %v) {
; CHECK-LABEL: store_narrowing_v8i16_to_global_address: ; CHECK-LABEL: store_narrowing_v8i16_to_global_address:
; CHECK: .functype store_narrowing_v8i16_to_global_address (v128) -> () ; CHECK: .functype store_narrowing_v8i16_to_global_address (v128) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: i32.const 0 ; CHECK-NEXT: i32.const 0
; CHECK-NEXT: i32.const 16711935 ; CHECK-NEXT: v128.const 255, 255, 255, 255, 255, 255, 255, 255
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i8x16.narrow_i16x8_u ; CHECK-NEXT: i8x16.narrow_i16x8_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store gv_v8i8 ; CHECK-NEXT: i64.store gv_v8i8
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
store <8 x i8> %v , <8 x i8>* @gv_v8i8 store <8 x i8> %v , <8 x i8>* @gv_v8i8
▲ Show 20 Lines • Show All 570 Lines • ▼ Show 20 Lines; CHECK-NEXT: # fallthrough-return
ret void ret void
} }
define void @store_narrowing_v4i32(<4 x i16> %v, <4 x i16>* %p) { define void @store_narrowing_v4i32(<4 x i16> %v, <4 x i16>* %p) {
; CHECK-LABEL: store_narrowing_v4i32: ; CHECK-LABEL: store_narrowing_v4i32:
; CHECK: .functype store_narrowing_v4i32 (v128, i32) -> () ; CHECK: .functype store_narrowing_v4i32 (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const 65535 ; CHECK-NEXT: v128.const 65535, 65535, 65535, 65535
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i16x8.narrow_i32x4_u ; CHECK-NEXT: i16x8.narrow_i32x4_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 0 ; CHECK-NEXT: i64.store 0
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
store <4 x i16> %v , <4 x i16>* %p store <4 x i16> %v , <4 x i16>* %p
Show All 15 Lines; CHECK-NEXT: # fallthrough-return
ret void ret void
} }
define void @store_narrowing_v4i32_with_folded_offset(<4 x i16> %v, <4 x i16>* %p) { define void @store_narrowing_v4i32_with_folded_offset(<4 x i16> %v, <4 x i16>* %p) {
; CHECK-LABEL: store_narrowing_v4i32_with_folded_offset: ; CHECK-LABEL: store_narrowing_v4i32_with_folded_offset:
; CHECK: .functype store_narrowing_v4i32_with_folded_offset (v128, i32) -> () ; CHECK: .functype store_narrowing_v4i32_with_folded_offset (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const 65535 ; CHECK-NEXT: v128.const 65535, 65535, 65535, 65535
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i16x8.narrow_i32x4_u ; CHECK-NEXT: i16x8.narrow_i32x4_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 16 ; CHECK-NEXT: i64.store 16
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%q = ptrtoint <4 x i16>* %p to i32 %q = ptrtoint <4 x i16>* %p to i32
Show All 16 Lines; CHECK-NEXT: # fallthrough-return
ret void ret void
} }
define void @store_narrowing_v4i32_with_folded_gep_offset(<4 x i16> %v, <4 x i16>* %p) { define void @store_narrowing_v4i32_with_folded_gep_offset(<4 x i16> %v, <4 x i16>* %p) {
; CHECK-LABEL: store_narrowing_v4i32_with_folded_gep_offset: ; CHECK-LABEL: store_narrowing_v4i32_with_folded_gep_offset:
; CHECK: .functype store_narrowing_v4i32_with_folded_gep_offset (v128, i32) -> () ; CHECK: .functype store_narrowing_v4i32_with_folded_gep_offset (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const 65535 ; CHECK-NEXT: v128.const 65535, 65535, 65535, 65535
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i16x8.narrow_i32x4_u ; CHECK-NEXT: i16x8.narrow_i32x4_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 8 ; CHECK-NEXT: i64.store 8
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%s = getelementptr inbounds <4 x i16>, <4 x i16>* %p, i32 1 %s = getelementptr inbounds <4 x i16>, <4 x i16>* %p, i32 1
Show All 18 Lines
define void @store_narrowing_v4i32_with_unfolded_gep_negative_offset(<4 x i16> %v, <4 x i16>* %p) { define void @store_narrowing_v4i32_with_unfolded_gep_negative_offset(<4 x i16> %v, <4 x i16>* %p) {
; CHECK-LABEL: store_narrowing_v4i32_with_unfolded_gep_negative_offset: ; CHECK-LABEL: store_narrowing_v4i32_with_unfolded_gep_negative_offset:
; CHECK: .functype store_narrowing_v4i32_with_unfolded_gep_negative_offset (v128, i32) -> () ; CHECK: .functype store_narrowing_v4i32_with_unfolded_gep_negative_offset (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const -8 ; CHECK-NEXT: i32.const -8
; CHECK-NEXT: i32.add ; CHECK-NEXT: i32.add
; CHECK-NEXT: i32.const 65535 ; CHECK-NEXT: v128.const 65535, 65535, 65535, 65535
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i16x8.narrow_i32x4_u ; CHECK-NEXT: i16x8.narrow_i32x4_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 0 ; CHECK-NEXT: i64.store 0
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%s = getelementptr inbounds <4 x i16>, <4 x i16>* %p, i32 -1 %s = getelementptr inbounds <4 x i16>, <4 x i16>* %p, i32 -1
Show All 20 Lines
define void @store_narrowing_v4i32_with_unfolded_offset(<4 x i16> %v, <4 x i16>* %p) { define void @store_narrowing_v4i32_with_unfolded_offset(<4 x i16> %v, <4 x i16>* %p) {
; CHECK-LABEL: store_narrowing_v4i32_with_unfolded_offset: ; CHECK-LABEL: store_narrowing_v4i32_with_unfolded_offset:
; CHECK: .functype store_narrowing_v4i32_with_unfolded_offset (v128, i32) -> () ; CHECK: .functype store_narrowing_v4i32_with_unfolded_offset (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const 16 ; CHECK-NEXT: i32.const 16
; CHECK-NEXT: i32.add ; CHECK-NEXT: i32.add
; CHECK-NEXT: i32.const 65535 ; CHECK-NEXT: v128.const 65535, 65535, 65535, 65535
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i16x8.narrow_i32x4_u ; CHECK-NEXT: i16x8.narrow_i32x4_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 0 ; CHECK-NEXT: i64.store 0
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%q = ptrtoint <4 x i16>* %p to i32 %q = ptrtoint <4 x i16>* %p to i32
Show All 20 Lines
define void @store_narrowing_v4i32_with_unfolded_gep_offset(<4 x i16> %v, <4 x i16>* %p) { define void @store_narrowing_v4i32_with_unfolded_gep_offset(<4 x i16> %v, <4 x i16>* %p) {
; CHECK-LABEL: store_narrowing_v4i32_with_unfolded_gep_offset: ; CHECK-LABEL: store_narrowing_v4i32_with_unfolded_gep_offset:
; CHECK: .functype store_narrowing_v4i32_with_unfolded_gep_offset (v128, i32) -> () ; CHECK: .functype store_narrowing_v4i32_with_unfolded_gep_offset (v128, i32) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: local.get 1 ; CHECK-NEXT: local.get 1
; CHECK-NEXT: i32.const 8 ; CHECK-NEXT: i32.const 8
; CHECK-NEXT: i32.add ; CHECK-NEXT: i32.add
; CHECK-NEXT: i32.const 65535 ; CHECK-NEXT: v128.const 65535, 65535, 65535, 65535
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i16x8.narrow_i32x4_u ; CHECK-NEXT: i16x8.narrow_i32x4_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 0 ; CHECK-NEXT: i64.store 0
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%s = getelementptr <4 x i16>, <4 x i16>* %p, i32 1 %s = getelementptr <4 x i16>, <4 x i16>* %p, i32 1
Show All 14 Lines; CHECK-NEXT: # fallthrough-return
ret void ret void
} }
define void @store_narrowing_v4i32_to_numeric_address(<4 x i16> %v) { define void @store_narrowing_v4i32_to_numeric_address(<4 x i16> %v) {
; CHECK-LABEL: store_narrowing_v4i32_to_numeric_address: ; CHECK-LABEL: store_narrowing_v4i32_to_numeric_address:
; CHECK: .functype store_narrowing_v4i32_to_numeric_address (v128) -> () ; CHECK: .functype store_narrowing_v4i32_to_numeric_address (v128) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: i32.const 0 ; CHECK-NEXT: i32.const 0
; CHECK-NEXT: i32.const 65535 ; CHECK-NEXT: v128.const 65535, 65535, 65535, 65535
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i16x8.narrow_i32x4_u ; CHECK-NEXT: i16x8.narrow_i32x4_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store 32 ; CHECK-NEXT: i64.store 32
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
%s = inttoptr i32 32 to <4 x i16>* %s = inttoptr i32 32 to <4 x i16>*
Show All 13 Lines; CHECK-NEXT: # fallthrough-return
ret void ret void
} }
define void @store_narrowing_v4i32_to_global_address(<4 x i16> %v) { define void @store_narrowing_v4i32_to_global_address(<4 x i16> %v) {
; CHECK-LABEL: store_narrowing_v4i32_to_global_address: ; CHECK-LABEL: store_narrowing_v4i32_to_global_address:
; CHECK: .functype store_narrowing_v4i32_to_global_address (v128) -> () ; CHECK: .functype store_narrowing_v4i32_to_global_address (v128) -> ()
; CHECK-NEXT: # %bb.0: ; CHECK-NEXT: # %bb.0:
; CHECK-NEXT: i32.const 0 ; CHECK-NEXT: i32.const 0
; CHECK-NEXT: i32.const 65535 ; CHECK-NEXT: v128.const 65535, 65535, 65535, 65535
; CHECK-NEXT: i32x4.splat
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: v128.and ; CHECK-NEXT: v128.and
; CHECK-NEXT: local.get 0 ; CHECK-NEXT: local.get 0
; CHECK-NEXT: i16x8.narrow_i32x4_u ; CHECK-NEXT: i16x8.narrow_i32x4_u
; CHECK-NEXT: i64x2.extract_lane 0 ; CHECK-NEXT: i64x2.extract_lane 0
; CHECK-NEXT: i64.store gv_v4i16 ; CHECK-NEXT: i64.store gv_v4i16
; CHECK-NEXT: # fallthrough-return ; CHECK-NEXT: # fallthrough-return
store <4 x i16> %v , <4 x i16>* @gv_v4i16 store <4 x i16> %v , <4 x i16>* @gv_v4i16
▲ Show 20 Lines • Show All 1,354 Lines • Show Last 20 Lines