This is an archive of the discontinued LLVM Phabricator instance.

Differential D152928

[RFC][DAG] Initially add nodes in the worklist in topological order.
Needs ReviewPublic

Authored by deadalnix on Jun 14 2023, 8:52 AM.

Details

Reviewers
efriedma
craig.topper
spatel
foad
pengfei
lebedev.ri
RKSimon
Summary

In the same vein as D127115, this is step toward processing the dag in topological order.

This is a bit of a shotgun diff and will require many issue to be fixed before proceeding.

Diff Detail

Event Timeline

deadalnix created this revision.Jun 14 2023, 8:52 AM
Herald added a project: Restricted Project. · View Herald TranscriptJun 14 2023, 8:52 AM
Herald added subscribers: armkevincheng, sjarus, eric-k256 and 3 others. · View Herald Transcript
deadalnix requested review of this revision.Jun 14 2023, 8:52 AM
Herald added a project: Restricted Project. · View Herald TranscriptJun 14 2023, 8:52 AM
Herald added a subscriber: llvm-commits. · View Herald Transcript
deadalnix retitled this revision from [RFX][DAG] Initially add nodes in the worklist in topological order. to [RFC][DAG] Initially add nodes in the worklist in topological order..Jun 14 2023, 8:53 AM
Harbormaster completed remote builds in B238828: Diff 531362.Jun 14 2023, 9:30 AM
n-omer added a subscriber: n-omer.Jun 14 2023, 12:39 PM
RKSimon added a comment.Jun 15 2023, 6:10 AM

oh no, not again :) A lot of these seem to be related to changes in extension/truncations - although I haven't noticed any common pattern

deadalnix added a comment.Jun 15 2023, 1:30 PM
In D152928#4424415, @RKSimon wrote:

oh no, not again :) A lot of these seem to be related to changes in extension/truncations - although I haven't noticed any common pattern

This one should be the most disruptive one. After that, it's mostly in topological order, and there will be a couple of patch up to ensure this is always the case, but disturbance should be minimal.

deadalnix updated this revision to Diff 532126.Jun 16 2023, 6:41 AM

Fix numerous tests

Herald added subscribers: wangpc, luke, pmatos and 34 others. · View Herald TranscriptJun 16 2023, 6:41 AM
Harbormaster completed remote builds in B239401: Diff 532126.Jun 16 2023, 7:14 AM
foad added a comment.Jun 20 2023, 3:40 AM

This causes many interesting regressions for AMDGPU!

Herald added a subscriber: davidegrohmann. · View Herald TranscriptJun 20 2023, 3:40 AM
RKSimon added inline comments.Jun 20 2023, 4:28 AM
llvm/test/CodeGen/X86/abds.ll
31
t0: ch,glue = EntryToken
            t2: i32,ch = CopyFromReg t0, Register:i32 %0
          t3: i8 = truncate t2
        t7: i64 = sign_extend t3
            t5: i32,ch = CopyFromReg t0, Register:i32 %1
          t6: i8 = truncate t5
        t8: i64 = sign_extend t6
      t9: i64 = sub t7, t8
    t10: i64 = abs t9
  t11: i8 = truncate t10

This has regressed because the sign_extend(truncate()) have already been folded to sign_extend_inreg(any_extend()) before foldABSToABD is called via visitTRUNCATE, meaning we only call it later via visitABS directly and lose the smaller types.

deadalnix updated this revision to Diff 534335.Jun 25 2023, 7:18 AM

Another batch of tests

Herald added a subscriber: nemanjai. · View Herald TranscriptJun 25 2023, 7:18 AM
deadalnix updated this revision to Diff 534352.Jun 25 2023, 8:58 AM

More tests, notably a lot of RISCV ones.

Harbormaster completed remote builds in B241035: Diff 534352.Jun 25 2023, 10:23 AM
deadalnix added a comment.Jun 25 2023, 12:34 PM

As I go on, the changeset is becoming so big that phabricator is unable to display it. Maybe this isn't the right approach, but then, what's the right approach?

RKSimon added a comment.Jun 26 2023, 1:48 AM

I'd probably focus initially on x86 only as that will have the most test changes and the most overlap with other targets.

RKSimon mentioned this in rG63f1ca11a6fe: [X86] Generalize combineVectorTruncationWithPACKUS/combineVectorTruncationWithP….Jun 26 2023, 4:40 AM
deadalnix updated this revision to Diff 534517.Jun 26 2023, 6:18 AM

Revert to showing X86 tests only for now.

Harbormaster completed remote builds in B241149: Diff 534517.Jun 26 2023, 6:55 AM
RKSimon added inline comments.Jun 28 2023, 6:13 AM
llvm/test/CodeGen/X86/avx2-shift.ll
416 ↗(On Diff #534517)

Many of the vector regressions are due to X86's combineVectorTruncation fold that is destroying truncate patterns too soon. We should be able to get rid of it with a little more work.

dmgreen mentioned this in D153972: [AArch64] Fold tree of offset loads combine.Jun 29 2023, 12:45 AM
deadalnix mentioned this in D154522: [DAG] Improve combineCarryDiamond to accept (uaddo_carry X, 0, Carry).Jul 5 2023, 9:30 AM
deadalnix updated this revision to Diff 537407.Jul 5 2023, 10:07 AM

rebase on top of D154522

Harbormaster completed remote builds in B243254: Diff 537407.Jul 5 2023, 11:42 AM
RKSimon mentioned this in D154592: [X86] LowerTRUNCATE - improve handling during type legalization to PACKSS/PACKUS patterns.Jul 6 2023, 3:33 AM
deadalnix updated this revision to Diff 538066.Jul 7 2023, 3:54 AM

Rebase on top of D154592

Harbormaster completed remote builds in B243725: Diff 538066.Jul 7 2023, 3:55 AM
RKSimon mentioned this in rG842a6728d950: [X86] LowerTRUNCATE - improve handling during type legalization to….Jul 11 2023, 2:40 AM
RKSimon mentioned this in D146121: [DAG] Move lshr narrowing from visitANDLike to SimplifyDemandedBits.Jul 12 2023, 2:39 AM
RKSimon mentioned this in rG8d598531b3f5: Revert rGf269877dc30777354be8a512e871aba1b1f9fd7a "[X86]….Jul 13 2023, 6:12 AM
deadalnix updated this revision to Diff 540381.Jul 14 2023, 5:36 AM

Rebase on top of variosu patches by @RKSimon

Harbormaster completed remote builds in B245365: Diff 540381.Jul 14 2023, 5:54 AM
deadalnix updated this revision to Diff 540422.Jul 14 2023, 8:03 AM

Fix tests

Harbormaster completed remote builds in B245393: Diff 540422.Jul 14 2023, 8:31 AM
deadalnix updated this revision to Diff 543234.Jul 22 2023, 4:24 PM

Rebase and regenrate a bunch of tests

Harbormaster completed remote builds in B247447: Diff 543234.Jul 22 2023, 5:01 PM
RKSimon added a comment.Aug 16 2023, 9:58 AM

@deadalnix Please can you rebase? A lot of the vector truncate issues should be fixed now

RKSimon mentioned this in rG3c2432690ad2: [X86] Remove combineVectorSignBitsTruncation and leave TRUNCATE ->….Aug 17 2023, 4:23 AM
RKSimon added inline comments.Aug 20 2023, 9:14 AM
llvm/test/CodeGen/X86/vselect.ll
4–5

We need to add AVX1/AVX2 prefixes back here:

; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx | FileCheck %s --check-prefix=AVX1,AVX1
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefixes=AVX,AVX2
deadalnix updated this revision to Diff 557805.Oct 20 2023, 3:14 AM

rebase

Harbormaster completed remote builds in B257889: Diff 557805.Oct 20 2023, 3:18 AM
RKSimon added a comment.Oct 20 2023, 6:07 AM

Given that this is not going to be resolved anytime soon and we're relatively early into the review, would you be open to moving this to a GitHub PR?

deadalnix added a comment.Oct 20 2023, 9:51 AM
In D152928#4654624, @RKSimon wrote:

Given that this is not going to be resolved anytime soon and we're relatively early into the review, would you be open to moving this to a GitHub PR?

If this is what it takes, but I'm really not thrilled by the move to be honest. It's way harder to keep track of changes, notification are basically useless, and there is no kind of useful dashboard of what one need to pay attention to either.

RKSimon mentioned this in rGac534d2a16bb: [X86] combineArithReduction - use PACKUSWB directly for PSADBW(TRUNCATE(v8i16….Oct 25 2023, 6:57 AM
RKSimon added a comment.Oct 25 2023, 9:03 AM
In D152928#4654641, @deadalnix wrote:
In D152928#4654624, @RKSimon wrote:

Given that this is not going to be resolved anytime soon and we're relatively early into the review, would you be open to moving this to a GitHub PR?

If this is what it takes, but I'm really not thrilled by the move to be honest. It's way harder to keep track of changes, notification are basically useless, and there is no kind of useful dashboard of what one need to pay attention to either.

Yes its as much fun as a tooth extraction :| But I'm worried that Phab will not get much love going forward and we're months away from getting the x86 regressions fixed, let alone any other backend.

I've started my own WIP branch of this patch at https://github.com/RKSimon/llvm-project/tree/perf/D152928 so I can more easily work though addressing issues; I'll be rebasing + forcing pushes so don't rely on git history if you track it. But wherever you decide to keep the main patch will remain the reference.

RKSimon mentioned this in rG432649700db1: [X86] vec_insert-5.ll - ensure we build with +mmx as we reference x86_mmx types.Oct 30 2023, 5:43 AM
RKSimon mentioned this in rGde4139689519: [DAG] foldABSToABD - add support for abs(sub(sign_extend_inreg()….Nov 15 2023, 7:50 AM
GitHub <noreply@github.com> mentioned this in rG761a963dfc8f: [DAG] narrowExtractedVectorBinOp - ensure we limit late node creation to….Nov 20 2023, 2:56 AM
GitHub <noreply@github.com> mentioned this in rG7b1e4239b396: [DAG] Fold (vt trunc (extload (vt x))) -> (vt load x) (#75229).Dec 18 2023, 8:21 AM
GitHub <noreply@github.com> mentioned this in rGd460c1de3b98: [DAG] SimplifyDemandedBits - don't fold sext(x) -> aext(x) if we lose an 0/-1….Mon, Jan 15, 1:19 PM

Large Diff

This large diff affects 560 files. Files without inline comments have been collapsed. Expand All Files

Revision Contents

PathSize
llvm/
lib/
CodeGen/
SelectionDAG/
4 lines
test/
CodeGen/
X86/
8 lines
5 lines
12 lines
7 lines
4 lines
10 lines
22 lines
92 lines
68 lines
10 lines
4 lines
3 lines
26 lines
61 lines
1443 lines
2119 lines
10 lines
14 lines
16 lines
12 lines
6 lines
66 lines
2457 lines
12 lines
44 lines
4 lines
4 lines
22 lines
16 lines
49 lines
6 lines
9 lines
22 lines
8 lines
36 lines
406 lines
102 lines
avx512-shuffles/
218 lines
26 lines
4 lines
24 lines
238 lines
8 lines
732 lines
8 lines
4 lines
4 lines
8 lines
17 lines
2 lines
33 lines
2 lines
2 lines
26 lines
10 lines
30 lines
52 lines
49 lines
31 lines
666 lines
16 lines
21 lines
11 lines
11 lines
24 lines
2 lines
18 lines
47 lines
7 lines
6 lines
13 lines
76 lines
2 lines
5 lines
4 lines
5 lines
6 lines
141 lines
1 line
80 lines
143 lines
21 lines
26 lines
44 lines
4 lines
64 lines
6 lines
173 lines
11 lines
6 lines
4 lines
6 lines
10 lines
12 lines
10 lines
2 lines
38 lines
17 lines
93 lines
72 lines
72 lines
13 lines
10 lines
9 lines
466 lines
258 lines
85 lines
30 lines
8 lines
132 lines
9 lines
50 lines
2 lines
2 lines
10 lines
40 lines
10 lines
16 lines
8 lines
8 lines
156 lines
123 lines
49 lines
54 lines
2 lines
127 lines
9 lines
14 lines
12 lines
5 lines
72 lines
26 lines
39 lines
746 lines
12 lines
48 lines
2 lines
27 lines
32 lines
3 lines
20 lines
10 lines
21 lines
50 lines
255 lines
188 lines
109 lines
82 lines
8 lines
4 lines
492 lines
492 lines
434 lines
458 lines
428 lines
8 lines
47 lines
2 lines
79 lines
2 lines
2 lines
127 lines
52 lines
12 lines
14 lines
17 lines
37 lines
18 lines
57 lines
13 lines
18 lines
5 lines
13 lines
52 lines
20 lines
8 lines
12 lines
4 lines
10 lines
8 lines
31 lines
103 lines
4 lines
9 lines
1817 lines
10 lines
12 lines
30 lines
9 lines
135 lines
18 lines
30 lines
82 lines
39 lines
917 lines
498 lines
336 lines
24 lines
897 lines
12 lines
21 lines
12 lines
21 lines
8 lines
897 lines
4 lines
36 lines
4 lines
22 lines
8 lines
12 lines
158 lines
178 lines
844 lines
360 lines
12 lines
1657 lines
12 lines
16 lines
20 lines
4 lines
14 lines
2 lines
144 lines
543 lines
205 lines
217 lines
4 lines
18 lines
31 lines
591 lines
86 lines
1124 lines
949 lines
46 lines
14 lines
28 lines
5 lines
2 lines
71 lines
4 lines
2 lines
12 lines
13 lines
2 lines
14 lines
7 lines
5 lines
52 lines
9 lines
10 lines
255 lines
1 line
28 lines
3 lines
16 lines
4 lines
14 lines
2 lines
147 lines
173 lines
16 lines
4 lines
14 lines
8 lines
3 lines
5 lines
17 lines
88 lines
16 lines
2 lines
9 lines
2 lines
3 lines
10 lines
39 lines
3 lines
6 lines
70 lines
8 lines
2 lines
892 lines
2 lines
32 lines
76 lines
10 lines
24 lines
64 lines
497 lines
58 lines
4 lines
4 lines
181 lines
131 lines
27 lines
20 lines
30 lines
213 lines
448 lines
2 lines
124 lines
3 lines
46 lines
28 lines
458 lines
2 lines
21 lines
2 lines
4 lines
8 lines
136 lines
4 lines
2 lines
10 lines
2 lines
10 lines
10 lines
272 lines
4 lines
8 lines
8 lines
94 lines
32 lines
5 lines
16 lines
136 lines
5 lines
41 lines
28 lines
4440 lines
440 lines
335 lines
96 lines
8 lines
12 lines
76 lines
2 lines
16 lines
213 lines
54 lines
54 lines
36 lines
45 lines
1457 lines
10 lines
4 lines
7 lines
7 lines
2 lines
125 lines
52 lines
53 lines
13 lines
4 lines
4 lines
4 lines
4 lines
9 lines
199 lines
829 lines
33 lines
356 lines
21 lines
2819 lines
462 lines
407 lines
317 lines
279 lines
2 lines
4 lines
39 lines
40 lines
234 lines
342 lines
8 lines
39 lines
25 lines
32 lines
102 lines
24 lines
54 lines
3 lines
591 lines
22 lines
45 lines
481 lines
43 lines
28 lines
93 lines
247 lines
176 lines
36 lines
20 lines
63 lines
14 lines
24 lines
14 lines
8 lines
16 lines
26 lines
14 lines
42 lines
11 lines
804 lines
1358 lines
6795 lines
7867 lines
12250 lines
17941 lines
3625 lines
641 lines
3197 lines
3229 lines
4761 lines
8597 lines
12970 lines
10262 lines
862 lines
1940 lines
3145 lines
6247 lines
5946 lines
15167 lines
8550 lines
168 lines
182 lines
731 lines
1234 lines
211 lines
4003 lines
6851 lines
445 lines
2572 lines
2471 lines
6309 lines
9806 lines
17517 lines
5417 lines
514 lines
2366 lines
662 lines
4648 lines
8008 lines
9118 lines
3107 lines
468 lines
582 lines
756 lines
3124 lines
3562 lines
9771 lines
18646 lines
108 lines
734 lines
224 lines
4852 lines
6559 lines
11245 lines
8804 lines
60 lines
13 lines
19 lines
112 lines
136 lines
110 lines
269 lines
135 lines
281 lines
188 lines
2792 lines
592 lines
136 lines
286 lines
90 lines
8 lines
8 lines
8 lines
24 lines
841 lines
578 lines
736 lines
136 lines
436 lines
436 lines
458 lines
210 lines
136 lines
13150 lines
14 lines
24 lines
120 lines
8 lines
4 lines
8 lines
4 lines
8 lines
4 lines
94 lines
90 lines
10 lines
166 lines
840 lines
44 lines
8 lines
40 lines
14 lines
49 lines
67 lines
51 lines
38 lines
8 lines
17 lines
2 lines
44 lines
12 lines
467 lines
30 lines
2 lines
66 lines
12 lines
14 lines
186 lines
1027 lines
1708 lines
1667 lines
27 lines
316 lines
256 lines
16 lines
113 lines
677 lines
65 lines
85 lines
18 lines
781 lines
3184 lines
161 lines
165 lines
255 lines
4 lines
96 lines
42 lines
2 lines
4 lines
16 lines
16 lines
28 lines
265 lines
2697 lines
28 lines
3 lines
5 lines
4 lines
2239 lines
3109 lines
3169 lines
3 lines
4 lines
2 lines

Diff 557805

llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp

llvm/test/CodeGen/X86/2007-05-15-maskmovq.ll

llvm/test/CodeGen/X86/2008-05-12-tailmerge-5.ll

llvm/test/CodeGen/X86/2008-06-13-VolatileLoadStore.ll

llvm/test/CodeGen/X86/2008-12-02-dagcombine-1.ll

llvm/test/CodeGen/X86/2009-04-29-IndirectDestOperands.ll

llvm/test/CodeGen/X86/2010-09-17-SideEffectsInChain.ll

llvm/test/CodeGen/X86/2011-10-19-LegelizeLoad.ll

llvm/test/CodeGen/X86/abds.ll

Show All 14 Lines
; X86-NEXT: movl %ecx, %eax ; X86-NEXT: movl %ecx, %eax
; X86-NEXT: negl %eax ; X86-NEXT: negl %eax
; X86-NEXT: cmovsl %ecx, %eax ; X86-NEXT: cmovsl %ecx, %eax
; X86-NEXT: # kill: def $al killed $al killed $eax ; X86-NEXT: # kill: def $al killed $al killed $eax
; X86-NEXT: retl ; X86-NEXT: retl
; ;
; X64-LABEL: abd_ext_i8: ; X64-LABEL: abd_ext_i8:
; X64: # %bb.0: ; X64: # %bb.0:
; X64-NEXT: movsbl %sil, %eax ; X64-NEXT: # kill: def $esi killed $esi def $rsi
; X64-NEXT: movsbl %dil, %ecx ; X64-NEXT: # kill: def $edi killed $edi def $rdi
; X64-NEXT: subl %eax, %ecx ; X64-NEXT: movsbq %dil, %rcx
; X64-NEXT: movl %ecx, %eax ; X64-NEXT: movsbq %sil, %rax
; X64-NEXT: negl %eax ; X64-NEXT: subq %rax, %rcx
; X64-NEXT: cmovsl %ecx, %eax ; X64-NEXT: movq %rcx, %rax
; X64-NEXT: # kill: def $al killed $al killed $eax ; X64-NEXT: negq %rax
; X64-NEXT: cmovsq %rcx, %rax
; X64-NEXT: # kill: def $al killed $al killed $rax
RKSimonUnsubmitted
Not Done
ReplyInline Actions
t0: ch,glue = EntryToken
            t2: i32,ch = CopyFromReg t0, Register:i32 %0
          t3: i8 = truncate t2
        t7: i64 = sign_extend t3
            t5: i32,ch = CopyFromReg t0, Register:i32 %1
          t6: i8 = truncate t5
        t8: i64 = sign_extend t6
      t9: i64 = sub t7, t8
    t10: i64 = abs t9
  t11: i8 = truncate t10

This has regressed because the sign_extend(truncate()) have already been folded to sign_extend_inreg(any_extend()) before foldABSToABD is called via visitTRUNCATE, meaning we only call it later via visitABS directly and lose the smaller types.

RKSimon: ``` t0: ch,glue = EntryToken t2: i32,ch = CopyFromReg t0, Register:i32 %0…
; X64-NEXT: retq ; X64-NEXT: retq
%aext = sext i8 %a to i64 %aext = sext i8 %a to i64
%bext = sext i8 %b to i64 %bext = sext i8 %b to i64
%sub = sub i64 %aext, %bext %sub = sub i64 %aext, %bext
%abs = call i64 @llvm.abs.i64(i64 %sub, i1 false) %abs = call i64 @llvm.abs.i64(i64 %sub, i1 false)
%trunc = trunc i64 %abs to i8 %trunc = trunc i64 %abs to i8
ret i8 %trunc ret i8 %trunc
} }
define i8 @abd_ext_i8_undef(i8 %a, i8 %b) nounwind { define i8 @abd_ext_i8_undef(i8 %a, i8 %b) nounwind {
; X86-LABEL: abd_ext_i8_undef: ; X86-LABEL: abd_ext_i8_undef:
; X86: # %bb.0: ; X86: # %bb.0:
; X86-NEXT: movsbl {{[0-9]+}}(%esp), %eax ; X86-NEXT: movsbl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movsbl {{[0-9]+}}(%esp), %ecx ; X86-NEXT: movsbl {{[0-9]+}}(%esp), %ecx
; X86-NEXT: subl %eax, %ecx ; X86-NEXT: subl %eax, %ecx
; X86-NEXT: movl %ecx, %eax ; X86-NEXT: movl %ecx, %eax
; X86-NEXT: negl %eax ; X86-NEXT: negl %eax
; X86-NEXT: cmovsl %ecx, %eax ; X86-NEXT: cmovsl %ecx, %eax
; X86-NEXT: # kill: def $al killed $al killed $eax ; X86-NEXT: # kill: def $al killed $al killed $eax
; X86-NEXT: retl ; X86-NEXT: retl
; ;
; X64-LABEL: abd_ext_i8_undef: ; X64-LABEL: abd_ext_i8_undef:
; X64: # %bb.0: ; X64: # %bb.0:
; X64-NEXT: movsbl %sil, %eax ; X64-NEXT: # kill: def $esi killed $esi def $rsi
; X64-NEXT: movsbl %dil, %ecx ; X64-NEXT: # kill: def $edi killed $edi def $rdi
; X64-NEXT: subl %eax, %ecx ; X64-NEXT: movsbq %dil, %rcx
; X64-NEXT: movl %ecx, %eax ; X64-NEXT: movsbq %sil, %rax
; X64-NEXT: negl %eax ; X64-NEXT: subq %rax, %rcx
; X64-NEXT: cmovsl %ecx, %eax ; X64-NEXT: movq %rcx, %rax
; X64-NEXT: # kill: def $al killed $al killed $eax ; X64-NEXT: negq %rax
; X64-NEXT: cmovsq %rcx, %rax
; X64-NEXT: # kill: def $al killed $al killed $rax
; X64-NEXT: retq ; X64-NEXT: retq
%aext = sext i8 %a to i64 %aext = sext i8 %a to i64
%bext = sext i8 %b to i64 %bext = sext i8 %b to i64
%sub = sub i64 %aext, %bext %sub = sub i64 %aext, %bext
%abs = call i64 @llvm.abs.i64(i64 %sub, i1 true) %abs = call i64 @llvm.abs.i64(i64 %sub, i1 true)
%trunc = trunc i64 %abs to i8 %trunc = trunc i64 %abs to i8
ret i8 %trunc ret i8 %trunc
} }
define i16 @abd_ext_i16(i16 %a, i16 %b) nounwind { define i16 @abd_ext_i16(i16 %a, i16 %b) nounwind {
; X86-LABEL: abd_ext_i16: ; X86-LABEL: abd_ext_i16:
; X86: # %bb.0: ; X86: # %bb.0:
; X86-NEXT: movswl {{[0-9]+}}(%esp), %eax ; X86-NEXT: movswl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movswl {{[0-9]+}}(%esp), %ecx ; X86-NEXT: movswl {{[0-9]+}}(%esp), %ecx
; X86-NEXT: subl %eax, %ecx ; X86-NEXT: subl %eax, %ecx
; X86-NEXT: movl %ecx, %eax ; X86-NEXT: movl %ecx, %eax
; X86-NEXT: negl %eax ; X86-NEXT: negl %eax
; X86-NEXT: cmovsl %ecx, %eax ; X86-NEXT: cmovsl %ecx, %eax
; X86-NEXT: # kill: def $ax killed $ax killed $eax ; X86-NEXT: # kill: def $ax killed $ax killed $eax
; X86-NEXT: retl ; X86-NEXT: retl
; ;
; X64-LABEL: abd_ext_i16: ; X64-LABEL: abd_ext_i16:
; X64: # %bb.0: ; X64: # %bb.0:
; X64-NEXT: movswl %si, %eax ; X64-NEXT: # kill: def $esi killed $esi def $rsi
; X64-NEXT: movswl %di, %ecx ; X64-NEXT: # kill: def $edi killed $edi def $rdi
; X64-NEXT: subl %eax, %ecx ; X64-NEXT: movswq %di, %rcx
; X64-NEXT: movl %ecx, %eax ; X64-NEXT: movswq %si, %rax
; X64-NEXT: negl %eax ; X64-NEXT: subq %rax, %rcx
; X64-NEXT: cmovsl %ecx, %eax ; X64-NEXT: movq %rcx, %rax
; X64-NEXT: # kill: def $ax killed $ax killed $eax ; X64-NEXT: negq %rax
; X64-NEXT: cmovsq %rcx, %rax
; X64-NEXT: # kill: def $ax killed $ax killed $rax
; X64-NEXT: retq ; X64-NEXT: retq
%aext = sext i16 %a to i64 %aext = sext i16 %a to i64
%bext = sext i16 %b to i64 %bext = sext i16 %b to i64
%sub = sub i64 %aext, %bext %sub = sub i64 %aext, %bext
%abs = call i64 @llvm.abs.i64(i64 %sub, i1 false) %abs = call i64 @llvm.abs.i64(i64 %sub, i1 false)
%trunc = trunc i64 %abs to i16 %trunc = trunc i64 %abs to i16
ret i16 %trunc ret i16 %trunc
} }
define i16 @abd_ext_i16_undef(i16 %a, i16 %b) nounwind { define i16 @abd_ext_i16_undef(i16 %a, i16 %b) nounwind {
; X86-LABEL: abd_ext_i16_undef: ; X86-LABEL: abd_ext_i16_undef:
; X86: # %bb.0: ; X86: # %bb.0:
; X86-NEXT: movswl {{[0-9]+}}(%esp), %eax ; X86-NEXT: movswl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movswl {{[0-9]+}}(%esp), %ecx ; X86-NEXT: movswl {{[0-9]+}}(%esp), %ecx
; X86-NEXT: subl %eax, %ecx ; X86-NEXT: subl %eax, %ecx
; X86-NEXT: movl %ecx, %eax ; X86-NEXT: movl %ecx, %eax
; X86-NEXT: negl %eax ; X86-NEXT: negl %eax
; X86-NEXT: cmovsl %ecx, %eax ; X86-NEXT: cmovsl %ecx, %eax
; X86-NEXT: # kill: def $ax killed $ax killed $eax ; X86-NEXT: # kill: def $ax killed $ax killed $eax
; X86-NEXT: retl ; X86-NEXT: retl
; ;
; X64-LABEL: abd_ext_i16_undef: ; X64-LABEL: abd_ext_i16_undef:
; X64: # %bb.0: ; X64: # %bb.0:
; X64-NEXT: movswl %si, %eax ; X64-NEXT: # kill: def $esi killed $esi def $rsi
; X64-NEXT: movswl %di, %ecx ; X64-NEXT: # kill: def $edi killed $edi def $rdi
; X64-NEXT: subl %eax, %ecx ; X64-NEXT: movswq %di, %rcx
; X64-NEXT: movl %ecx, %eax ; X64-NEXT: movswq %si, %rax
; X64-NEXT: negl %eax ; X64-NEXT: subq %rax, %rcx
; X64-NEXT: cmovsl %ecx, %eax ; X64-NEXT: movq %rcx, %rax
; X64-NEXT: # kill: def $ax killed $ax killed $eax ; X64-NEXT: negq %rax
; X64-NEXT: cmovsq %rcx, %rax
; X64-NEXT: # kill: def $ax killed $ax killed $rax
; X64-NEXT: retq ; X64-NEXT: retq
%aext = sext i16 %a to i64 %aext = sext i16 %a to i64
%bext = sext i16 %b to i64 %bext = sext i16 %b to i64
%sub = sub i64 %aext, %bext %sub = sub i64 %aext, %bext
%abs = call i64 @llvm.abs.i64(i64 %sub, i1 true) %abs = call i64 @llvm.abs.i64(i64 %sub, i1 true)
%trunc = trunc i64 %abs to i16 %trunc = trunc i64 %abs to i16
ret i16 %trunc ret i16 %trunc
} }
define i32 @abd_ext_i32(i32 %a, i32 %b) nounwind { define i32 @abd_ext_i32(i32 %a, i32 %b) nounwind {
; X86-LABEL: abd_ext_i32: ; X86-LABEL: abd_ext_i32:
; X86: # %bb.0: ; X86: # %bb.0:
; X86-NEXT: pushl %esi
; X86-NEXT: movl {{[0-9]+}}(%esp), %ecx ; X86-NEXT: movl {{[0-9]+}}(%esp), %ecx
; X86-NEXT: movl %ecx, %edx
; X86-NEXT: sarl $31, %edx
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax ; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movl %eax, %edx ; X86-NEXT: movl %eax, %esi
; X86-NEXT: subl %ecx, %edx ; X86-NEXT: sarl $31, %esi
; X86-NEXT: negl %edx
; X86-NEXT: subl %ecx, %eax ; X86-NEXT: subl %ecx, %eax
; X86-NEXT: cmovlel %edx, %eax ; X86-NEXT: sbbl %edx, %esi
; X86-NEXT: sarl $31, %esi
; X86-NEXT: xorl %esi, %eax
; X86-NEXT: subl %esi, %eax
; X86-NEXT: popl %esi
; X86-NEXT: retl ; X86-NEXT: retl
; ;
; X64-LABEL: abd_ext_i32: ; X64-LABEL: abd_ext_i32:
; X64: # %bb.0: ; X64: # %bb.0:
; X64-NEXT: movslq %esi, %rax ; X64-NEXT: movslq %esi, %rax
; X64-NEXT: movslq %edi, %rcx ; X64-NEXT: movslq %edi, %rcx
; X64-NEXT: subq %rax, %rcx ; X64-NEXT: subq %rax, %rcx
; X64-NEXT: movq %rcx, %rax ; X64-NEXT: movq %rcx, %rax
; X64-NEXT: negq %rax ; X64-NEXT: negq %rax
; X64-NEXT: cmovsq %rcx, %rax ; X64-NEXT: cmovsq %rcx, %rax
; X64-NEXT: # kill: def $eax killed $eax killed $rax ; X64-NEXT: # kill: def $eax killed $eax killed $rax
; X64-NEXT: retq ; X64-NEXT: retq
%aext = sext i32 %a to i64 %aext = sext i32 %a to i64
%bext = sext i32 %b to i64 %bext = sext i32 %b to i64
%sub = sub i64 %aext, %bext %sub = sub i64 %aext, %bext
%abs = call i64 @llvm.abs.i64(i64 %sub, i1 false) %abs = call i64 @llvm.abs.i64(i64 %sub, i1 false)
%trunc = trunc i64 %abs to i32 %trunc = trunc i64 %abs to i32
ret i32 %trunc ret i32 %trunc
} }
define i32 @abd_ext_i32_undef(i32 %a, i32 %b) nounwind { define i32 @abd_ext_i32_undef(i32 %a, i32 %b) nounwind {
; X86-LABEL: abd_ext_i32_undef: ; X86-LABEL: abd_ext_i32_undef:
; X86: # %bb.0: ; X86: # %bb.0:
; X86-NEXT: pushl %esi
; X86-NEXT: movl {{[0-9]+}}(%esp), %ecx ; X86-NEXT: movl {{[0-9]+}}(%esp), %ecx
; X86-NEXT: movl %ecx, %edx
; X86-NEXT: sarl $31, %edx
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax ; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movl %eax, %edx ; X86-NEXT: movl %eax, %esi
; X86-NEXT: subl %ecx, %edx ; X86-NEXT: sarl $31, %esi
; X86-NEXT: negl %edx
; X86-NEXT: subl %ecx, %eax ; X86-NEXT: subl %ecx, %eax
; X86-NEXT: cmovlel %edx, %eax ; X86-NEXT: sbbl %edx, %esi
; X86-NEXT: sarl $31, %esi
; X86-NEXT: xorl %esi, %eax
; X86-NEXT: subl %esi, %eax
; X86-NEXT: popl %esi
; X86-NEXT: retl ; X86-NEXT: retl
; ;
; X64-LABEL: abd_ext_i32_undef: ; X64-LABEL: abd_ext_i32_undef:
; X64: # %bb.0: ; X64: # %bb.0:
; X64-NEXT: movslq %esi, %rax ; X64-NEXT: movslq %esi, %rax
; X64-NEXT: movslq %edi, %rcx ; X64-NEXT: movslq %edi, %rcx
; X64-NEXT: subq %rax, %rcx ; X64-NEXT: subq %rax, %rcx
; X64-NEXT: movq %rcx, %rax ; X64-NEXT: movq %rcx, %rax
▲ Show 20 Lines • Show All 604 Lines • Show Last 20 Lines

llvm/test/CodeGen/X86/abdu.ll

llvm/test/CodeGen/X86/absolute-constant.ll

llvm/test/CodeGen/X86/add-cmov.ll

llvm/test/CodeGen/X86/add-of-mul.ll

llvm/test/CodeGen/X86/add-sub-bool.ll

llvm/test/CodeGen/X86/addcarry.ll

llvm/test/CodeGen/X86/any_extend_vector_inreg_of_broadcast.ll

llvm/test/CodeGen/X86/any_extend_vector_inreg_of_broadcast_from_memory.ll

llvm/test/CodeGen/X86/atomic-fp.ll

llvm/test/CodeGen/X86/atomic-idempotent.ll

llvm/test/CodeGen/X86/atomic-mi.ll

llvm/test/CodeGen/X86/atomic-non-integer.ll

llvm/test/CodeGen/X86/atomic-xor.ll

llvm/test/CodeGen/X86/atomic128.ll

llvm/test/CodeGen/X86/avg.ll

llvm/test/CodeGen/X86/avoid-sfb.ll

llvm/test/CodeGen/X86/avx-logic.ll

llvm/test/CodeGen/X86/avx-vbroadcast.ll

llvm/test/CodeGen/X86/avx1-logical-load-folding.ll

llvm/test/CodeGen/X86/avx2-fma-fneg-combine.ll

llvm/test/CodeGen/X86/avx512-broadcast-arith.ll

llvm/test/CodeGen/X86/avx512-broadcast-unfold.ll

llvm/test/CodeGen/X86/avx512-build-vector.ll

llvm/test/CodeGen/X86/avx512-ext.ll

llvm/test/CodeGen/X86/avx512-extract-subvector-load-store.ll

llvm/test/CodeGen/X86/avx512-hadd-hsub.ll

llvm/test/CodeGen/X86/avx512-insert-extract.ll

llvm/test/CodeGen/X86/avx512-intrinsics-upgrade.ll

llvm/test/CodeGen/X86/avx512-mask-op.ll

llvm/test/CodeGen/X86/avx512-shuffles/partial_permute.ll

llvm/test/CodeGen/X86/avx512-trunc.ll

llvm/test/CodeGen/X86/avx512-vbroadcast.ll

llvm/test/CodeGen/X86/avx512-vec-cmp.ll

llvm/test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll

llvm/test/CodeGen/X86/avx512bw-mask-op.ll

llvm/test/CodeGen/X86/avx512bwvl-intrinsics-upgrade.ll

llvm/test/CodeGen/X86/avx512dq-intrinsics-fast-isel.ll

llvm/test/CodeGen/X86/avx512dq-mask-op.ll

llvm/test/CodeGen/X86/avx512dqvl-intrinsics-fast-isel.ll

llvm/test/CodeGen/X86/avx512f-vec-test-testn.ll

llvm/test/CodeGen/X86/avx512fp16-combine-shuffle-fma.ll

llvm/test/CodeGen/X86/avx512fp16-fma-intrinsics.ll

llvm/test/CodeGen/X86/avx512fp16-mov.ll

llvm/test/CodeGen/X86/avx512vbmi2-intrinsics-upgrade.ll

llvm/test/CodeGen/X86/avx512vbmi2-intrinsics.ll

llvm/test/CodeGen/X86/avx512vl-vec-masked-cmp.ll

llvm/test/CodeGen/X86/bit-test-shift.ll

llvm/test/CodeGen/X86/bitcast-and-setcc-128.ll

llvm/test/CodeGen/X86/bitcast-setcc-128.ll

llvm/test/CodeGen/X86/bitcast-setcc-256.ll

llvm/test/CodeGen/X86/bitcast-setcc-512.ll

llvm/test/CodeGen/X86/bitcast-vector-bool.ll

llvm/test/CodeGen/X86/bitselect.ll

llvm/test/CodeGen/X86/bool-ext-inc.ll

llvm/test/CodeGen/X86/bool-math.ll

llvm/test/CodeGen/X86/bswap.ll

llvm/test/CodeGen/X86/bswap_tree2.ll

llvm/test/CodeGen/X86/bt.ll

llvm/test/CodeGen/X86/btc_bts_btr.ll

llvm/test/CodeGen/X86/buildvec-insertvec.ll

llvm/test/CodeGen/X86/bypass-slow-division-32.ll

llvm/test/CodeGen/X86/cfguard-x86-64-vectorcall.ll

llvm/test/CodeGen/X86/clz.ll

llvm/test/CodeGen/X86/cmov-promotion.ll

llvm/test/CodeGen/X86/cmov.ll

llvm/test/CodeGen/X86/cmp-bool.ll

llvm/test/CodeGen/X86/cmp-concat.ll

llvm/test/CodeGen/X86/cmp-shiftX-maskX.ll

llvm/test/CodeGen/X86/cmp.ll

llvm/test/CodeGen/X86/combine-and.ll

llvm/test/CodeGen/X86/combine-avx2-intrinsics.ll

llvm/test/CodeGen/X86/combine-bitreverse.ll

llvm/test/CodeGen/X86/combine-bitselect.ll

llvm/test/CodeGen/X86/combine-bswap.ll

llvm/test/CodeGen/X86/combine-concatvectors.ll

llvm/test/CodeGen/X86/combine-multiplies.ll

llvm/test/CodeGen/X86/combine-or.ll

llvm/test/CodeGen/X86/combine-pmuldq.ll

llvm/test/CodeGen/X86/combine-rotates.ll

llvm/test/CodeGen/X86/combine-sdiv.ll

llvm/test/CodeGen/X86/combine-shl.ll

llvm/test/CodeGen/X86/combine-sra.ll

llvm/test/CodeGen/X86/combine-srem.ll

llvm/test/CodeGen/X86/combine-srl.ll

llvm/test/CodeGen/X86/combine-sse41-intrinsics.ll

llvm/test/CodeGen/X86/combine-sub.ll

llvm/test/CodeGen/X86/commute-blend-sse41.ll

llvm/test/CodeGen/X86/conditional-tailcall.ll

llvm/test/CodeGen/X86/const-shift-of-constmasked.ll

llvm/test/CodeGen/X86/dagcombine-cse.ll

llvm/test/CodeGen/X86/dagcombine-select.ll

llvm/test/CodeGen/X86/div-rem-pair-recomposition-signed.ll

llvm/test/CodeGen/X86/div-rem-pair-recomposition-unsigned.ll

llvm/test/CodeGen/X86/divide-by-constant.ll

llvm/test/CodeGen/X86/divmod128.ll

llvm/test/CodeGen/X86/dont-trunc-store-double-to-float.ll

llvm/test/CodeGen/X86/dpbusd.ll

llvm/test/CodeGen/X86/dpbusd_const.ll

llvm/test/CodeGen/X86/dpbusd_i4.ll

llvm/test/CodeGen/X86/elementwise-store-of-scalar-splat.ll

llvm/test/CodeGen/X86/expand-vp-cast-intrinsics.ll

llvm/test/CodeGen/X86/expand-vp-int-intrinsics.ll

llvm/test/CodeGen/X86/extract-bits.ll

llvm/test/CodeGen/X86/extract-concat.ll

llvm/test/CodeGen/X86/extract-fp.ll

llvm/test/CodeGen/X86/extract-insert.ll

llvm/test/CodeGen/X86/extract-lowbits.ll

llvm/test/CodeGen/X86/extractelement-fp.ll

llvm/test/CodeGen/X86/extractelement-load.ll

llvm/test/CodeGen/X86/f16c-intrinsics-upgrade.ll

llvm/test/CodeGen/X86/fdiv.ll

llvm/test/CodeGen/X86/fma-fneg-combine-2.ll

llvm/test/CodeGen/X86/fma.ll

llvm/test/CodeGen/X86/fma_patterns.ll

llvm/test/CodeGen/X86/fma_patterns_wide.ll

llvm/test/CodeGen/X86/fmul-combines.ll

llvm/test/CodeGen/X86/fold-call-3.ll

llvm/test/CodeGen/X86/fold-int-pow2-with-fmul-or-fdiv.ll

llvm/test/CodeGen/X86/fold-masked-merge.ll

llvm/test/CodeGen/X86/fold-rmw-ops.ll

llvm/test/CodeGen/X86/fp-intrinsics.ll

llvm/test/CodeGen/X86/fp-logic.ll

llvm/test/CodeGen/X86/fp128-cast-strict.ll

llvm/test/CodeGen/X86/fp128-cast.ll

llvm/test/CodeGen/X86/fpclamptosat.ll

llvm/test/CodeGen/X86/fpclamptosat_vec.ll

llvm/test/CodeGen/X86/fpenv-combine.ll

llvm/test/CodeGen/X86/fpenv.ll

llvm/test/CodeGen/X86/freeze-unary.ll

llvm/test/CodeGen/X86/freeze-vector.ll

llvm/test/CodeGen/X86/funnel-shift.ll

llvm/test/CodeGen/X86/h-registers-2.ll

llvm/test/CodeGen/X86/haddsub-2.ll

llvm/test/CodeGen/X86/haddsub-3.ll

llvm/test/CodeGen/X86/haddsub-4.ll

llvm/test/CodeGen/X86/haddsub-shuf.ll

llvm/test/CodeGen/X86/haddsub-undef.ll

llvm/test/CodeGen/X86/haddsub.ll

llvm/test/CodeGen/X86/half.ll

llvm/test/CodeGen/X86/hoist-and-by-const-from-lshr-in-eqcmp-zero.ll

llvm/test/CodeGen/X86/hoist-and-by-const-from-shl-in-eqcmp-zero.ll

llvm/test/CodeGen/X86/horizontal-reduce-fadd.ll

llvm/test/CodeGen/X86/horizontal-reduce-smax.ll

llvm/test/CodeGen/X86/horizontal-reduce-smin.ll

llvm/test/CodeGen/X86/horizontal-reduce-umax.ll

llvm/test/CodeGen/X86/horizontal-reduce-umin.ll

llvm/test/CodeGen/X86/horizontal-sum.ll

llvm/test/CodeGen/X86/i128-add.ll

llvm/test/CodeGen/X86/i64-to-float.ll

llvm/test/CodeGen/X86/iabs.ll

llvm/test/CodeGen/X86/icmp-abs-C-vec.ll

llvm/test/CodeGen/X86/icmp-abs-C.ll

llvm/test/CodeGen/X86/icmp-pow2-logic-npow2.ll

llvm/test/CodeGen/X86/icmp-shift-opt.ll

llvm/test/CodeGen/X86/illegal-bitfield-loadstore.ll

llvm/test/CodeGen/X86/insertelement-duplicates.ll

llvm/test/CodeGen/X86/insertelement-var-index.ll

llvm/test/CodeGen/X86/insertelement-zero.ll

llvm/test/CodeGen/X86/is_fpclass-fp80.ll

llvm/test/CodeGen/X86/is_fpclass.ll

llvm/test/CodeGen/X86/ispow2.ll

llvm/test/CodeGen/X86/jump_sign.ll

llvm/test/CodeGen/X86/known-bits-vector.ll

llvm/test/CodeGen/X86/known-never-zero.ll

llvm/test/CodeGen/X86/known-pow2.ll

llvm/test/CodeGen/X86/known-signbits-vector.ll

llvm/test/CodeGen/X86/lea-recursion.ll

llvm/test/CodeGen/X86/legalize-shift.ll

llvm/test/CodeGen/X86/lifetime-alias.ll

llvm/test/CodeGen/X86/load-chain.ll

llvm/test/CodeGen/X86/load-combine.ll

llvm/test/CodeGen/X86/load-local-v3i1.ll

llvm/test/CodeGen/X86/load-local-v3i129.ll

llvm/test/CodeGen/X86/load-partial.ll

llvm/test/CodeGen/X86/load-scalar-as-vector.ll

llvm/test/CodeGen/X86/lzcnt-cmp.ll

llvm/test/CodeGen/X86/madd.ll

llvm/test/CodeGen/X86/mask-negated-bool.ll

llvm/test/CodeGen/X86/masked_compressstore.ll

llvm/test/CodeGen/X86/masked_expandload.ll

llvm/test/CodeGen/X86/masked_gather.ll

llvm/test/CodeGen/X86/masked_gather_scatter.ll

llvm/test/CodeGen/X86/masked_gather_scatter_widen.ll

llvm/test/CodeGen/X86/masked_load.ll

llvm/test/CodeGen/X86/masked_store.ll

llvm/test/CodeGen/X86/masked_store_trunc.ll

llvm/test/CodeGen/X86/masked_store_trunc_ssat.ll

llvm/test/CodeGen/X86/masked_store_trunc_usat.ll

llvm/test/CodeGen/X86/matrix-multiply.ll

llvm/test/CodeGen/X86/memcmp-more-load-pairs-x32.ll

llvm/test/CodeGen/X86/memcmp-more-load-pairs.ll

llvm/test/CodeGen/X86/memcmp-optsize-x32.ll

llvm/test/CodeGen/X86/memcmp-optsize.ll

llvm/test/CodeGen/X86/memcmp-pgso-x32.ll

llvm/test/CodeGen/X86/memcmp-pgso.ll

llvm/test/CodeGen/X86/memcmp-x32.ll

llvm/test/CodeGen/X86/memcmp.ll

llvm/test/CodeGen/X86/memset-zero.ll

llvm/test/CodeGen/X86/memset64-on-x86-32.ll

llvm/test/CodeGen/X86/merge-consecutive-loads-128.ll

llvm/test/CodeGen/X86/merge-consecutive-loads-512.ll

llvm/test/CodeGen/X86/merge-consecutive-stores-nt.ll

llvm/test/CodeGen/X86/merge-store-constants.ll

llvm/test/CodeGen/X86/midpoint-int-vec-128.ll

llvm/test/CodeGen/X86/midpoint-int-vec-256.ll

llvm/test/CodeGen/X86/midpoint-int-vec-512.ll

llvm/test/CodeGen/X86/min-legal-vector-width.ll

llvm/test/CodeGen/X86/mmx-cvt.ll

llvm/test/CodeGen/X86/movmsk-cmp.ll

llvm/test/CodeGen/X86/mul128.ll

llvm/test/CodeGen/X86/mulvi32.ll

llvm/test/CodeGen/X86/musttail-varargs.ll

llvm/test/CodeGen/X86/neg-abs.ll

llvm/test/CodeGen/X86/neg_fp.ll

llvm/test/CodeGen/X86/no-wide-load.ll

llvm/test/CodeGen/X86/nontemporal-loads.ll

llvm/test/CodeGen/X86/oddshuffles.ll

llvm/test/CodeGen/X86/oddsubvector.ll

llvm/test/CodeGen/X86/omit-urem-of-power-of-two-or-zero-when-comparing-with-zero.ll

llvm/test/CodeGen/X86/overflow.ll

llvm/test/CodeGen/X86/packus.ll

llvm/test/CodeGen/X86/parity-vec.ll

llvm/test/CodeGen/X86/phaddsub-extract.ll

llvm/test/CodeGen/X86/phaddsub.ll

llvm/test/CodeGen/X86/pmaddubsw.ll

llvm/test/CodeGen/X86/pmulh.ll

llvm/test/CodeGen/X86/pr15267.ll

llvm/test/CodeGen/X86/pr22338.ll

llvm/test/CodeGen/X86/pr23258.ll

llvm/test/CodeGen/X86/pr28472.ll

llvm/test/CodeGen/X86/pr31045.ll

llvm/test/CodeGen/X86/pr32284.ll

llvm/test/CodeGen/X86/pr32345.ll

llvm/test/CodeGen/X86/pr33290.ll

llvm/test/CodeGen/X86/pr33828.ll

llvm/test/CodeGen/X86/pr34137.ll

llvm/test/CodeGen/X86/pr34592.ll

llvm/test/CodeGen/X86/pr35316.ll

llvm/test/CodeGen/X86/pr35443.ll

llvm/test/CodeGen/X86/pr35765.ll

llvm/test/CodeGen/X86/pr35982.ll

llvm/test/CodeGen/X86/pr38185.ll

llvm/test/CodeGen/X86/pr38217.ll

llvm/test/CodeGen/X86/pr38539.ll

llvm/test/CodeGen/X86/pr38639.ll

llvm/test/CodeGen/X86/pr38738.ll

llvm/test/CodeGen/X86/pr39666.ll

llvm/test/CodeGen/X86/pr40730.ll

llvm/test/CodeGen/X86/pr42727.ll

llvm/test/CodeGen/X86/pr42905.ll

llvm/test/CodeGen/X86/pr44976.ll

llvm/test/CodeGen/X86/pr45563-2.ll

llvm/test/CodeGen/X86/pr45833.ll

llvm/test/CodeGen/X86/pr46820.ll

llvm/test/CodeGen/X86/pr46877.ll

llvm/test/CodeGen/X86/pr47517.ll

llvm/test/CodeGen/X86/pr49162.ll

llvm/test/CodeGen/X86/pr49451.ll

llvm/test/CodeGen/X86/pr50609.ll

llvm/test/CodeGen/X86/pr51615.ll

llvm/test/CodeGen/X86/pr53419.ll

llvm/test/CodeGen/X86/pr53842.ll

llvm/test/CodeGen/X86/pr56103.ll

llvm/test/CodeGen/X86/pr57340.ll

llvm/test/CodeGen/X86/pr57402.ll

llvm/test/CodeGen/X86/pr57658.ll

llvm/test/CodeGen/X86/pr61923.ll

llvm/test/CodeGen/X86/pr62286.ll

llvm/test/CodeGen/X86/pr63439.ll

llvm/test/CodeGen/X86/pr64593.ll

llvm/test/CodeGen/X86/pr67333.ll

llvm/test/CodeGen/X86/prefer-avx256-mask-shuffle.ll

llvm/test/CodeGen/X86/promote-vec3.ll

llvm/test/CodeGen/X86/psubus.ll

llvm/test/CodeGen/X86/pull-binop-through-shift.ll

llvm/test/CodeGen/X86/rotate-extract-vector.ll

llvm/test/CodeGen/X86/rotate-extract.ll

llvm/test/CodeGen/X86/rotate.ll

llvm/test/CodeGen/X86/rotate4.ll

llvm/test/CodeGen/X86/rotate_vec.ll

llvm/test/CodeGen/X86/sad.ll

llvm/test/CodeGen/X86/sad_variations.ll

llvm/test/CodeGen/X86/sadd_sat.ll

llvm/test/CodeGen/X86/sadd_sat_plus.ll

llvm/test/CodeGen/X86/sadd_sat_vec.ll

llvm/test/CodeGen/X86/sat-add.ll

llvm/test/CodeGen/X86/scalar_widen_div.ll

llvm/test/CodeGen/X86/scalarize-fp.ll

llvm/test/CodeGen/X86/sdiv-exact.ll

llvm/test/CodeGen/X86/sdiv_fix.ll

llvm/test/CodeGen/X86/sdiv_fix_sat.ll

llvm/test/CodeGen/X86/select-sra.ll

llvm/test/CodeGen/X86/setcc-combine.ll

llvm/test/CodeGen/X86/setcc-freeze.ll

llvm/test/CodeGen/X86/setcc-fsh.ll

llvm/test/CodeGen/X86/setcc-logic.ll

llvm/test/CodeGen/X86/setcc-wide-types.ll

llvm/test/CodeGen/X86/setcc.ll

llvm/test/CodeGen/X86/shift-amount-mod.ll

llvm/test/CodeGen/X86/shift-and.ll

llvm/test/CodeGen/X86/shift-by-signext.ll

llvm/test/CodeGen/X86/shift-combine.ll

llvm/test/CodeGen/X86/shift-i128.ll

llvm/test/CodeGen/X86/shift-i256.ll

llvm/test/CodeGen/X86/shift-mask.ll

llvm/test/CodeGen/X86/shift-parts.ll

llvm/test/CodeGen/X86/shl_elim.ll

llvm/test/CodeGen/X86/shrink-compare-pgso.ll

llvm/test/CodeGen/X86/shrink-compare.ll

llvm/test/CodeGen/X86/shrink_vmul.ll

llvm/test/CodeGen/X86/shuffle-half.ll

llvm/test/CodeGen/X86/shuffle-strided-with-offset-128.ll

llvm/test/CodeGen/X86/shuffle-strided-with-offset-512.ll

llvm/test/CodeGen/X86/shuffle-vs-trunc-256.ll

llvm/test/CodeGen/X86/shuffle-vs-trunc-512.ll

llvm/test/CodeGen/X86/signbit-shift.ll

llvm/test/CodeGen/X86/single_elt_vector_memory_operation.ll

llvm/test/CodeGen/X86/smul-with-overflow.ll

llvm/test/CodeGen/X86/splat-for-size.ll

llvm/test/CodeGen/X86/srem-seteq-illegal-types.ll

llvm/test/CodeGen/X86/srem-seteq-optsize.ll

llvm/test/CodeGen/X86/srem-seteq-vec-nonsplat.ll

llvm/test/CodeGen/X86/srem-seteq-vec-splat.ll

llvm/test/CodeGen/X86/srem-seteq.ll

llvm/test/CodeGen/X86/srem-vector-lkk.ll

llvm/test/CodeGen/X86/sse-intel-ocl.ll

llvm/test/CodeGen/X86/sse2.ll

llvm/test/CodeGen/X86/sse41.ll

llvm/test/CodeGen/X86/sshl_sat.ll

llvm/test/CodeGen/X86/sshl_sat_vec.ll

llvm/test/CodeGen/X86/ssub_sat_vec.ll

llvm/test/CodeGen/X86/store-narrow.ll

llvm/test/CodeGen/X86/stores-merging.ll

llvm/test/CodeGen/X86/subcarry.ll

llvm/test/CodeGen/X86/subvector-broadcast.ll

llvm/test/CodeGen/X86/subvectorwise-store-of-vector-splat.ll

llvm/test/CodeGen/X86/switch.ll

llvm/test/CodeGen/X86/test-shrink-bug.ll

llvm/test/CodeGen/X86/test-shrink.ll

llvm/test/CodeGen/X86/test-vs-bittest.ll

llvm/test/CodeGen/X86/udiv_fix.ll

llvm/test/CodeGen/X86/udiv_fix_sat.ll

llvm/test/CodeGen/X86/umax.ll

llvm/test/CodeGen/X86/umul-with-overflow.ll

llvm/test/CodeGen/X86/umul_fix.ll

llvm/test/CodeGen/X86/unfold-masked-merge-scalar-constmask-innerouter.ll

llvm/test/CodeGen/X86/unfold-masked-merge-scalar-constmask-interleavedbits.ll

llvm/test/CodeGen/X86/unfold-masked-merge-scalar-constmask-interleavedbytehalves.ll

llvm/test/CodeGen/X86/unfold-masked-merge-scalar-constmask-lowhigh.ll

llvm/test/CodeGen/X86/unfold-masked-merge-scalar-variablemask.ll

llvm/test/CodeGen/X86/unfold-masked-merge-vector-variablemask-const.ll

llvm/test/CodeGen/X86/unfold-masked-merge-vector-variablemask.ll

llvm/test/CodeGen/X86/urem-seteq-illegal-types.ll

llvm/test/CodeGen/X86/urem-seteq-nonzero.ll

llvm/test/CodeGen/X86/urem-seteq-optsize.ll

llvm/test/CodeGen/X86/urem-seteq-vec-nonsplat.ll

llvm/test/CodeGen/X86/urem-seteq-vec-nonzero.ll

llvm/test/CodeGen/X86/urem-seteq-vec-splat.ll

llvm/test/CodeGen/X86/urem-seteq-vec-tautological.ll

llvm/test/CodeGen/X86/urem-seteq.ll

llvm/test/CodeGen/X86/ushl_sat.ll

llvm/test/CodeGen/X86/ushl_sat_vec.ll

llvm/test/CodeGen/X86/usub_sat_vec.ll

llvm/test/CodeGen/X86/v8i1-masks.ll

llvm/test/CodeGen/X86/var-permute-128.ll

llvm/test/CodeGen/X86/var-permute-512.ll

llvm/test/CodeGen/X86/vastart-defs-eflags.ll

llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll

llvm/test/CodeGen/X86/vec_fneg.ll

llvm/test/CodeGen/X86/vec_fpext.ll

llvm/test/CodeGen/X86/vec_int_to_fp.ll

llvm/test/CodeGen/X86/vec_saddo.ll

llvm/test/CodeGen/X86/vec_setcc-2.ll

llvm/test/CodeGen/X86/vec_setcc.ll

llvm/test/CodeGen/X86/vec_smulo.ll

llvm/test/CodeGen/X86/vec_ssubo.ll

llvm/test/CodeGen/X86/vec_uaddo.ll

llvm/test/CodeGen/X86/vec_umulo.ll

llvm/test/CodeGen/X86/vec_usubo.ll

llvm/test/CodeGen/X86/vector-bitreverse.ll

llvm/test/CodeGen/X86/vector-bo-select.ll

llvm/test/CodeGen/X86/vector-compare-all_of.ll

llvm/test/CodeGen/X86/vector-compare-any_of.ll

llvm/test/CodeGen/X86/vector-constrained-fp-intrinsics.ll

llvm/test/CodeGen/X86/vector-ext-logic.ll

llvm/test/CodeGen/X86/vector-fshl-256.ll

llvm/test/CodeGen/X86/vector-fshl-rot-128.ll

llvm/test/CodeGen/X86/vector-fshl-rot-256.ll

llvm/test/CodeGen/X86/vector-fshl-rot-sub128.ll

llvm/test/CodeGen/X86/vector-fshr-512.ll

llvm/test/CodeGen/X86/vector-fshr-rot-128.ll

llvm/test/CodeGen/X86/vector-fshr-rot-256.ll

llvm/test/CodeGen/X86/vector-fshr-rot-sub128.ll

llvm/test/CodeGen/X86/vector-half-conversions.ll

llvm/test/CodeGen/X86/vector-interleave.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-2.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-3.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-4.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-5.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-6.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-7.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-8.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-2.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-3.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-4.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-5.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-6.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-7.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-8.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-2.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-3.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-4.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-5.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-6.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-7.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i64-stride-8.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-2.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-3.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-4.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-5.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-6.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-7.ll

llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-8.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-2.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-3.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-4.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-5.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-6.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-7.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-8.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-2.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-3.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-4.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-5.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-6.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-7.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i32-stride-8.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-2.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-3.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-4.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-5.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-6.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-7.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-8.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-2.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-3.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-4.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-5.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-6.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-7.ll

llvm/test/CodeGen/X86/vector-interleaved-store-i8-stride-8.ll

llvm/test/CodeGen/X86/vector-intrinsics.ll

llvm/test/CodeGen/X86/vector-narrow-binop.ll

llvm/test/CodeGen/X86/vector-pcmp.ll

llvm/test/CodeGen/X86/vector-popcnt-128.ll

llvm/test/CodeGen/X86/vector-popcnt-256-ult-ugt.ll

llvm/test/CodeGen/X86/vector-popcnt-256.ll

llvm/test/CodeGen/X86/vector-reduce-add-mask.ll

llvm/test/CodeGen/X86/vector-reduce-add-sext.ll

llvm/test/CodeGen/X86/vector-reduce-add-zext.ll

llvm/test/CodeGen/X86/vector-reduce-add.ll

llvm/test/CodeGen/X86/vector-reduce-and-bool.ll

llvm/test/CodeGen/X86/vector-reduce-and-cmp.ll

llvm/test/CodeGen/X86/vector-reduce-and.ll

llvm/test/CodeGen/X86/vector-reduce-ctpop.ll

llvm/test/CodeGen/X86/vector-reduce-fadd-fast.ll

llvm/test/CodeGen/X86/vector-reduce-fmax-fmin-fast.ll

llvm/test/CodeGen/X86/vector-reduce-fmax-nnan.ll

llvm/test/CodeGen/X86/vector-reduce-fmin-nnan.ll

llvm/test/CodeGen/X86/vector-reduce-fmul-fast.ll

llvm/test/CodeGen/X86/vector-reduce-mul.ll

llvm/test/CodeGen/X86/vector-reduce-or-bool.ll

llvm/test/CodeGen/X86/vector-reduce-or-cmp.ll

llvm/test/CodeGen/X86/vector-reduce-or.ll

llvm/test/CodeGen/X86/vector-reduce-smax.ll

llvm/test/CodeGen/X86/vector-reduce-smin.ll

llvm/test/CodeGen/X86/vector-reduce-umax.ll

llvm/test/CodeGen/X86/vector-reduce-umin.ll

llvm/test/CodeGen/X86/vector-reduce-xor.ll

llvm/test/CodeGen/X86/vector-replicaton-i1-mask.ll

llvm/test/CodeGen/X86/vector-rotate-128.ll

llvm/test/CodeGen/X86/vector-rotate-256.ll

llvm/test/CodeGen/X86/vector-sext.ll

llvm/test/CodeGen/X86/vector-shift-ashr-128.ll

llvm/test/CodeGen/X86/vector-shift-ashr-256.ll

llvm/test/CodeGen/X86/vector-shift-lshr-128.ll

llvm/test/CodeGen/X86/vector-shift-lshr-256.ll

llvm/test/CodeGen/X86/vector-shift-shl-128.ll

llvm/test/CodeGen/X86/vector-shift-shl-256.ll

llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll

llvm/test/CodeGen/X86/vector-shuffle-128-v2.ll

llvm/test/CodeGen/X86/vector-shuffle-128-v4.ll

llvm/test/CodeGen/X86/vector-shuffle-128-v8.ll

llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll

llvm/test/CodeGen/X86/vector-shuffle-256-v32.ll

llvm/test/CodeGen/X86/vector-shuffle-256-v4.ll

llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll

llvm/test/CodeGen/X86/vector-shuffle-512-v16.ll

llvm/test/CodeGen/X86/vector-shuffle-512-v32.ll

llvm/test/CodeGen/X86/vector-shuffle-avx512.ll

llvm/test/CodeGen/X86/vector-shuffle-combining-avx.ll

llvm/test/CodeGen/X86/vector-shuffle-combining-avx2.ll

llvm/test/CodeGen/X86/vector-shuffle-combining-avx512bw.ll

llvm/test/CodeGen/X86/vector-shuffle-combining-avx512bwvl.ll

llvm/test/CodeGen/X86/vector-shuffle-combining-avx512vbmi.ll

llvm/test/CodeGen/X86/vector-shuffle-combining-sse41.ll

llvm/test/CodeGen/X86/vector-shuffle-combining-ssse3.ll

llvm/test/CodeGen/X86/vector-shuffle-combining.ll

llvm/test/CodeGen/X86/vector-shuffle-concatenation.ll

llvm/test/CodeGen/X86/vector-shuffle-sse4a.ll

llvm/test/CodeGen/X86/vector-shuffle-v192.ll

llvm/test/CodeGen/X86/vector-shuffle-v48.ll

llvm/test/CodeGen/X86/vector-shuffle-variable-128.ll

llvm/test/CodeGen/X86/vector-trunc-math.ll

llvm/test/CodeGen/X86/vector-trunc-packus.ll

llvm/test/CodeGen/X86/vector-trunc-ssat.ll

llvm/test/CodeGen/X86/vector-trunc-usat.ll

llvm/test/CodeGen/X86/vector-trunc.ll

llvm/test/CodeGen/X86/vector-tzcnt-256.ll

llvm/test/CodeGen/X86/vector-tzcnt-512.ll

llvm/test/CodeGen/X86/vector-unsigned-cmp.ll

llvm/test/CodeGen/X86/vector-zext.ll

llvm/test/CodeGen/X86/viabs.ll

llvm/test/CodeGen/X86/vselect-avx.ll

llvm/test/CodeGen/X86/vselect-zero.ll

llvm/test/CodeGen/X86/vselect.ll

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse2 | FileCheck %s --check-prefixes=SSE,SSE2 ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse2 | FileCheck %s --check-prefixes=SSE,SSE2
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse4.1 | FileCheck %s --check-prefixes=SSE,SSE41 ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse4.1 | FileCheck %s --check-prefixes=SSE,SSE41
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx | FileCheck %s --check-prefixes=AVX,AVX1 ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx | FileCheck %s --check-prefixes=AVX,AVX1
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefixes=AVX,AVX2 ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefixes=AVX,AVX2
RKSimonUnsubmitted
Not Done
ReplyInline Actions

We need to add AVX1/AVX2 prefixes back here:

; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx | FileCheck %s --check-prefix=AVX1,AVX1
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefixes=AVX,AVX2
RKSimon: We need to add AVX1/AVX2 prefixes back here: ``` ; RUN: llc < %s -mtriple=x86_64-unknown…
; Verify that we don't emit packed vector shifts instructions if the ; Verify that we don't emit packed vector shifts instructions if the
; condition used by the vector select is a vector of constants. ; condition used by the vector select is a vector of constants.
define <4 x float> @test1(<4 x float> %a, <4 x float> %b) { define <4 x float> @test1(<4 x float> %a, <4 x float> %b) {
; SSE2-LABEL: test1: ; SSE2-LABEL: test1:
; SSE2: # %bb.0: ; SSE2: # %bb.0:
; SSE2-NEXT: shufps {{.*#+}} xmm0 = xmm0[0,2],xmm1[1,3] ; SSE2-NEXT: shufps {{.*#+}} xmm0 = xmm0[0,2],xmm1[1,3]
▲ Show 20 Lines • Show All 623 Lines • ▼ Show 20 Lines
; SSE2-LABEL: simplify_select: ; SSE2-LABEL: simplify_select:
; SSE2: # %bb.0: ; SSE2: # %bb.0:
; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,2,2,3] ; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,2,2,3]
; SSE2-NEXT: pslld $31, %xmm0 ; SSE2-NEXT: pslld $31, %xmm0
; SSE2-NEXT: psrad $31, %xmm0 ; SSE2-NEXT: psrad $31, %xmm0
; SSE2-NEXT: movd %edi, %xmm1 ; SSE2-NEXT: movd %edi, %xmm1
; SSE2-NEXT: pshufd {{.*#+}} xmm2 = xmm1[1,0,1,1] ; SSE2-NEXT: pshufd {{.*#+}} xmm2 = xmm1[1,0,1,1]
; SSE2-NEXT: por %xmm1, %xmm2 ; SSE2-NEXT: por %xmm1, %xmm2
; SSE2-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0,0] ; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm1[0,0,1,1]
; SSE2-NEXT: shufps {{.*#+}} xmm1 = xmm1[2,0],xmm2[1,1]
; SSE2-NEXT: pand %xmm0, %xmm2 ; SSE2-NEXT: pand %xmm0, %xmm2
; SSE2-NEXT: pandn %xmm1, %xmm0 ; SSE2-NEXT: pandn %xmm1, %xmm0
; SSE2-NEXT: por %xmm2, %xmm0 ; SSE2-NEXT: por %xmm2, %xmm0
; SSE2-NEXT: retq ; SSE2-NEXT: retq
; ;
; SSE41-LABEL: simplify_select: ; SSE41-LABEL: simplify_select:
; SSE41: # %bb.0: ; SSE41: # %bb.0:
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,2,2,3] ; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,2,2,3]
; SSE41-NEXT: pslld $31, %xmm0 ; SSE41-NEXT: pslld $31, %xmm0
; SSE41-NEXT: movd %edi, %xmm1 ; SSE41-NEXT: movd %edi, %xmm1
; SSE41-NEXT: pshufd {{.*#+}} xmm2 = xmm1[1,0,1,1] ; SSE41-NEXT: pshufd {{.*#+}} xmm2 = xmm1[1,0,1,1]
; SSE41-NEXT: por %xmm1, %xmm2 ; SSE41-NEXT: por %xmm1, %xmm2
; SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm2[1,1,1,1] ; SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm1[0,0,1,1]
; SSE41-NEXT: pinsrd $1, %edi, %xmm1
; SSE41-NEXT: blendvps %xmm0, %xmm2, %xmm1 ; SSE41-NEXT: blendvps %xmm0, %xmm2, %xmm1
; SSE41-NEXT: movaps %xmm1, %xmm0 ; SSE41-NEXT: movaps %xmm1, %xmm0
; SSE41-NEXT: retq ; SSE41-NEXT: retq
;
; AVX-LABEL: simplify_select:
; AVX: # %bb.0:
; AVX-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[0,2,2,3]
; AVX-NEXT: vpslld $31, %xmm0, %xmm0
; AVX-NEXT: vmovd %edi, %xmm1
; AVX-NEXT: vpshufd {{.*#+}} xmm2 = xmm1[1,0,1,1]
; AVX-NEXT: vpor %xmm1, %xmm2, %xmm1
; AVX-NEXT: vpshufd {{.*#+}} xmm2 = xmm1[1,1,1,1]
; AVX-NEXT: vpinsrd $1, %edi, %xmm2, %xmm2
; AVX-NEXT: vblendvps %xmm0, %xmm1, %xmm2, %xmm0
; AVX-NEXT: retq
%a = insertelement <2 x i32> <i32 0, i32 undef>, i32 %x, i32 1 %a = insertelement <2 x i32> <i32 0, i32 undef>, i32 %x, i32 1
%b = insertelement <2 x i32> <i32 undef, i32 0>, i32 %x, i32 0 %b = insertelement <2 x i32> <i32 undef, i32 0>, i32 %x, i32 0
%y = or <2 x i32> %a, %b %y = or <2 x i32> %a, %b
%p16 = extractelement <2 x i32> %y, i32 1 %p16 = extractelement <2 x i32> %y, i32 1
%p17 = insertelement <2 x i32> undef, i32 %p16, i32 0 %p17 = insertelement <2 x i32> undef, i32 %p16, i32 0
%p18 = insertelement <2 x i32> %p17, i32 %x, i32 1 %p18 = insertelement <2 x i32> %p17, i32 %x, i32 1
%r = select <2 x i1> %z, <2 x i32> %y, <2 x i32> %p18 %r = select <2 x i1> %z, <2 x i32> %y, <2 x i32> %p18
ret <2 x i32> %r ret <2 x i32> %r
▲ Show 20 Lines • Show All 64 Lines • Show Last 20 Lines

llvm/test/CodeGen/X86/wide-scalar-shift-by-byte-multiple-legalization.ll

llvm/test/CodeGen/X86/wide-scalar-shift-legalization.ll

llvm/test/CodeGen/X86/widen-load-of-small-alloca-with-zero-upper-half.ll

llvm/test/CodeGen/X86/widen-load-of-small-alloca.ll

llvm/test/CodeGen/X86/widen_bitops-1.ll

llvm/test/CodeGen/X86/widen_cast-2.ll

llvm/test/CodeGen/X86/widen_fdiv.ll

llvm/test/CodeGen/X86/widen_load-2.ll

llvm/test/CodeGen/X86/win64-byval.ll

llvm/test/CodeGen/X86/win64_frame.ll

llvm/test/CodeGen/X86/x32-va_start.ll

llvm/test/CodeGen/X86/x86-64-baseptr.ll

llvm/test/CodeGen/X86/x86-64-varargs.ll

llvm/test/CodeGen/X86/x86-interleaved-access.ll

llvm/test/CodeGen/X86/x86-prefer-no-gather-no-scatter.ll

llvm/test/CodeGen/X86/x86-shrink-wrapping.ll

llvm/test/CodeGen/X86/x86-upgrade-avx2-vbroadcast.ll

llvm/test/CodeGen/X86/xop-shifts.ll

llvm/test/CodeGen/X86/xor.ll

llvm/test/CodeGen/X86/zero_extend_vector_inreg.ll

llvm/test/CodeGen/X86/zero_extend_vector_inreg_of_broadcast.ll

llvm/test/CodeGen/X86/zero_extend_vector_inreg_of_broadcast_from_memory.ll

llvm/test/CodeGen/X86/zext-demanded.ll

llvm/test/CodeGen/X86/zext-logicop-shift-load.ll

llvm/test/CodeGen/X86/zext-shl.ll