The r1 register should be cleared in prologue of ISR as it is used
as constant zero.
Details
Details
- Reviewers
aykevl dylanmckay - Commits
- rGc85175c5f6a9: [AVR] Fix a bug in prologue of ISR
Diff Detail
Diff Detail
Event Timeline
Comment Actions
avr-gcc does
- use r0 as tmp_reg to save/restore SREG
- clear r1 and then use it as zero_reg
but llvm clears r0 instead of expected r1.