Page Menu
Home
Phabricator
This is an archive of the discontinued LLVM Phabricator instance.
Paths
Table of Contents
t
-
llvm/test/CodeGen/RISCV/rvv/
-
test/
-
CodeGen/
-
RISCV/
-
rvv/
-
vsuxseg-rv64.ll
Hide Panel
f
Keyboard Reference
?
Differential
D97026
[RISCV] Remove redundant test cases for index segment store (8/8).
Closed
Public
Authored by
HsiangKai
on Feb 18 2021, 7:36 PM.
Download Raw Diff
Details
Reviewers
craig.topper
Commits
rG0ab3558b25d6: [RISCV] Remove redundant test cases for index segment store (8/8).
Diff Detail
Repository
rG LLVM Github Monorepo
Event Timeline
HsiangKai
created this revision.
Feb 18 2021, 7:36 PM
Herald
added subscribers:
StephenFan
,
vkmr
,
frasercrmck
and
26 others
.
·
View Herald Transcript
Feb 18 2021, 7:36 PM
HsiangKai
requested review of this revision.
Feb 18 2021, 7:36 PM
Herald
added a project:
Restricted Project
.
·
View Herald Transcript
Feb 18 2021, 7:36 PM
Herald
added a subscriber:
MaskRay
.
·
View Herald Transcript
craig.topper
accepted this revision.
Feb 18 2021, 7:48 PM
Comment Actions
LGTM
This revision is now accepted and ready to land.
Feb 18 2021, 7:48 PM
This revision was landed with ongoing or failed builds.
Feb 18 2021, 7:57 PM
Closed by commit
rG0ab3558b25d6: [RISCV] Remove redundant test cases for index segment store (8/8).
(authored by
HsiangKai
).
·
Explain Why
This revision was automatically updated to reflect the committed changes.
HsiangKai
added a commit:
rG0ab3558b25d6: [RISCV] Remove redundant test cases for index segment store (8/8).
.
Harbormaster
completed remote builds in
B89850: Diff 324853
.
Feb 18 2021, 10:06 PM