This fixes an incorrect fatal error in TableGen. This code probably comes
from before attributes were allowed to interleave with operands in ODS.
Details
Details
Diff Detail
Diff Detail
- Repository
- rG LLVM Github Monorepo
Paths
| Differential D93915
Fix DRR pattern when attributes and operands are interleaved and a dag subtree appears in the rewrite ClosedPublic Authored by mehdi_amini on Dec 29 2020, 1:04 PM.
Details Summary This fixes an incorrect fatal error in TableGen. This code probably comes
Diff Detail
Event TimelineHerald added subscribers: teijeong, rdzhabarov, tatianashp and 14 others. · View Herald TranscriptDec 29 2020, 1:04 PM This revision is now accepted and ready to land.Dec 29 2020, 1:16 PM Closed by commit rG58ce477676c7: Fix DRR pattern when attributes and operands are interleaved and a dag subtree… (authored by mehdi_amini). · Explain WhyDec 29 2020, 4:23 PM This revision was automatically updated to reflect the committed changes.
Revision Contents
Diff 314003 mlir/test/mlir-tblgen/rewriter-indexing.td
mlir/tools/mlir-tblgen/RewriterGen.cpp
|