This is an archive of the discontinued LLVM Phabricator instance.

Differential D93038

[NFC] clang/test/openMP/target_codegen.cpp should not depend on ssa name
ClosedPublic

Authored by jeroen.dobbelaere on Dec 10 2020, 8:23 AM.

Download Raw Diff

Details

Reviewers

tianshilei1992
jdoerfert

Commits

rG63b42a051456: [NFC] clang/test/openMP/target_codegen.cpp should not depend on ssa name

Summary

This makes the test more robust to other changes.

Diff Detail

Repository: rG LLVM Github Monorepo

Event Timeline

jeroen.dobbelaere created this revision.Dec 10 2020, 8:23 AM

Herald added subscribers: guansong, yaxunl. · View Herald TranscriptDec 10 2020, 8:23 AM

jeroen.dobbelaere requested review of this revision.Dec 10 2020, 8:23 AM

jeroen.dobbelaere added a child revision: D93040: [InlineFunction] Use llvm.experimental.noalias.scope.decl for noalias arguments..Dec 10 2020, 8:38 AM

jeroen.dobbelaere added a reviewer: tianshilei1992.Jan 7 2021, 7:26 AM

jeroen.dobbelaere added a reviewer: jdoerfert.

Oh, that one “escaped” from being replaced. Thank you!

This revision is now accepted and ready to land.Jan 7 2021, 7:28 AM

Can you do the commit ? I do not have commit rights yet. Thx !

Closed by commit rG63b42a051456: [NFC] clang/test/openMP/target_codegen.cpp should not depend on ssa name (authored by jeroen.dobbelaere, committed by tianshilei1992). · Explain WhyJan 7 2021, 1:39 PM

This revision was automatically updated to reflect the committed changes.

tianshilei1992 added a commit: rG63b42a051456: [NFC] clang/test/openMP/target_codegen.cpp should not depend on ssa name.

Herald added a project: Restricted Project. · View Herald TranscriptJan 7 2021, 1:39 PM

Herald added a subscriber: cfe-commits. · View Herald Transcript

Thanks !

Revision Contents

Path

Size

clang/

test/

OpenMP/

target_codegen.cpp

2 lines

Diff 315230

clang/test/OpenMP/target_codegen.cpp

	Show First 20 Lines • Show All 391 Lines • ▼ Show 20 Lines

	// CHECK: define internal void [[HVT0]]()			// CHECK: define internal void [[HVT0]]()

	// CHECK: define internal void [[HVT0_:@.+]](i[[SZ]]* {{%[^,]+}}, i[[SZ]] {{%[^,]+}})			// CHECK: define internal void [[HVT0_:@.+]](i[[SZ]]* {{%[^,]+}}, i[[SZ]] {{%[^,]+}})
	// CHECK: define internal {{.}}i32 [[OMP_TASK_ENTRY]](i32 {{.}}%0, [[KMP_TASK_T_WITH_PRIVATES]]* noalias %1)			// CHECK: define internal {{.}}i32 [[OMP_TASK_ENTRY]](i32 {{.}}%0, [[KMP_TASK_T_WITH_PRIVATES]]* noalias %1)
	// CHECK-DAG: [[RET:%.+]] = call i32 @__tgt_target_nowait_mapper(%struct.ident_t* @{{.+}}, i64 [[DEVICE:%.+]], i8* @{{[^,]+}}, i32 2, i8 [[BPR:%[^,]+]], i8 [[PR:%[^,]+]], i64* [[SIZE:%.+]], i64* getelementptr inbounds ([2 x i64], [2 x i64]* [[MAPT]], i32 0, i32 0), i8 null, i8 null)			// CHECK-DAG: [[RET:%.+]] = call i32 @__tgt_target_nowait_mapper(%struct.ident_t* @{{.+}}, i64 [[DEVICE:%.+]], i8* @{{[^,]+}}, i32 2, i8 [[BPR:%[^,]+]], i8 [[PR:%[^,]+]], i64* [[SIZE:%.+]], i64* getelementptr inbounds ([2 x i64], [2 x i64]* [[MAPT]], i32 0, i32 0), i8 null, i8 null)
	// CHECK-DAG: [[DEVICE]] = sext i32 [[DEV:%.+]] to i64			// CHECK-DAG: [[DEVICE]] = sext i32 [[DEV:%.+]] to i64
	// CHECK-DAG: [[DEV]] = load i32, i32* [[DEVADDR:%.+]], align			// CHECK-DAG: [[DEV]] = load i32, i32* [[DEVADDR:%.+]], align
	// CHECK-DAG: [[DEVADDR]] = getelementptr inbounds [[ANON_T]], [[ANON_T]]* %12, i32 0, i32 2			// CHECK-DAG: [[DEVADDR]] = getelementptr inbounds [[ANON_T]], [[ANON_T]]* {{%.+}}, i32 0, i32 2
	// CHECK-DAG: [[BPR]] = getelementptr inbounds [2 x i8], [2 x i8]* [[BPRADDR:%.+]], i[[SZ]] 0, i[[SZ]] 0			// CHECK-DAG: [[BPR]] = getelementptr inbounds [2 x i8], [2 x i8]* [[BPRADDR:%.+]], i[[SZ]] 0, i[[SZ]] 0
	// CHECK-DAG: [[PR]] = getelementptr inbounds [2 x i8], [2 x i8]* [[PRADDR:%.+]], i[[SZ]] 0, i[[SZ]] 0			// CHECK-DAG: [[PR]] = getelementptr inbounds [2 x i8], [2 x i8]* [[PRADDR:%.+]], i[[SZ]] 0, i[[SZ]] 0
	// CHECK-DAG: [[SIZE]] = getelementptr inbounds [2 x i64], [2 x i64]* [[SIZEADDR:%.+]], i[[SZ]] 0, i[[SZ]] 0			// CHECK-DAG: [[SIZE]] = getelementptr inbounds [2 x i64], [2 x i64]* [[SIZEADDR:%.+]], i[[SZ]] 0, i[[SZ]] 0
	// CHECK-DAG: [[BPRADDR]] = load [2 x i8], [2 x i8]* [[FPPTR_BPR:%.+]], align			// CHECK-DAG: [[BPRADDR]] = load [2 x i8], [2 x i8]* [[FPPTR_BPR:%.+]], align
	// CHECK-DAG: [[PRADDR]] = load [2 x i8], [2 x i8]* [[FPPTR_PR:%.+]], align			// CHECK-DAG: [[PRADDR]] = load [2 x i8], [2 x i8]* [[FPPTR_PR:%.+]], align
	// CHECK-DAG: [[SIZEADDR]] = load [2 x i64], [2 x i64]* [[FPPTR_SIZE:%.+]], align			// CHECK-DAG: [[SIZEADDR]] = load [2 x i64], [2 x i64]* [[FPPTR_SIZE:%.+]], align
	// CHECK-DAG: call void (i8, ...) {{%[0-9]+}}(i8 {{%[^,]+}}, i[[SZ]]* [[FPPTR_PLOCAL:%.+]], i32 [[FPPTR_GLOBAL:%.+]], [2 x i8]* [[FPPTR_BPR]], [2 x i8]* [[FPPTR_PR]], [2 x i64]** [[FPPTR_SIZE]])			// CHECK-DAG: call void (i8, ...) {{%[0-9]+}}(i8 {{%[^,]+}}, i[[SZ]]* [[FPPTR_PLOCAL:%.+]], i32 [[FPPTR_GLOBAL:%.+]], [2 x i8]* [[FPPTR_BPR]], [2 x i8]* [[FPPTR_PR]], [2 x i64]** [[FPPTR_SIZE]])
	// CHECK-DAG: [[PLOCALADDR:%.+]] = load i[[SZ]], i[[SZ]]* [[FPPTR_PLOCAL]], align			// CHECK-DAG: [[PLOCALADDR:%.+]] = load i[[SZ]], i[[SZ]]* [[FPPTR_PLOCAL]], align
	▲ Show 20 Lines • Show All 491 Lines • Show Last 20 Lines