This is an archive of the discontinued LLVM Phabricator instance.

Differential D91588

[NPM] Add remaining test of -slsr
ClosedPublic

Authored by TaWeiTu on Nov 16 2020, 10:26 PM.

Details

Reviewers
aeubanks
Commits
rGd196aaf725a8: [NPM] Add remaining test of -slsr
Summary

Add RUN lines for NPM of -slsr tests that require -separate-const-offset-from-gep

Diff Detail

Unit TestsFailed

TimeTest
380 mslinux > HWAddressSanitizer-x86_64.TestCases::sizes.cpp

Event Timeline

TaWeiTu created this revision.Nov 16 2020, 10:26 PM
Herald added a project: Restricted Project. · View Herald TranscriptNov 16 2020, 10:26 PM
Herald added subscribers: llvm-commits, kerbowa, nhaehnle and 2 others. · View Herald Transcript
TaWeiTu requested review of this revision.Nov 16 2020, 10:26 PM
aeubanks accepted this revision.Nov 16 2020, 10:38 PM
This revision is now accepted and ready to land.Nov 16 2020, 10:38 PM
This revision was landed with ongoing or failed builds.Nov 16 2020, 10:41 PM
Closed by commit rGd196aaf725a8: [NPM] Add remaining test of -slsr (authored by TaWeiTu). · Explain Why
This revision was automatically updated to reflect the committed changes.
TaWeiTu added a commit: rGd196aaf725a8: [NPM] Add remaining test of -slsr.
Harbormaster completed remote builds in B79048: Diff 305656.Nov 16 2020, 11:03 PM

Revision Contents

PathSize
llvm/
test/
Transforms/
StraightLineStrengthReduce/
AMDGPU/
1 line
NVPTX/
1 line

Diff 305656

llvm/test/Transforms/StraightLineStrengthReduce/AMDGPU/reassociate-geps-and-slsr-addrspace.ll

; RUN: opt -S -mtriple=amdgcn-- -separate-const-offset-from-gep -slsr -gvn < %s | FileCheck %s ; RUN: opt -S -mtriple=amdgcn-- -separate-const-offset-from-gep -slsr -gvn < %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-- -passes="separate-const-offset-from-gep,slsr,gvn" < %s | FileCheck %s
target datalayout = "e-p:32:32-p1:64:64-p2:64:64-p3:32:32-p4:64:64-p5:32:32-p24:64:64-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64" target datalayout = "e-p:32:32-p1:64:64-p2:64:64-p3:32:32-p4:64:64-p5:32:32-p24:64:64-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64"
; CHECK-LABEL: @slsr_after_reassociate_global_geps_mubuf_max_offset( ; CHECK-LABEL: @slsr_after_reassociate_global_geps_mubuf_max_offset(
; CHECK: [[b1:%[0-9]+]] = getelementptr float, float addrspace(1)* %arr, i64 [[bump:%[0-9]+]] ; CHECK: [[b1:%[0-9]+]] = getelementptr float, float addrspace(1)* %arr, i64 [[bump:%[0-9]+]]
; CHECK: [[b2:%[0-9]+]] = getelementptr float, float addrspace(1)* [[b1]], i64 [[bump]] ; CHECK: [[b2:%[0-9]+]] = getelementptr float, float addrspace(1)* [[b1]], i64 [[bump]]
define amdgpu_kernel void @slsr_after_reassociate_global_geps_mubuf_max_offset(float addrspace(1)* %out, float addrspace(1)* noalias %arr, i32 %i) { define amdgpu_kernel void @slsr_after_reassociate_global_geps_mubuf_max_offset(float addrspace(1)* %out, float addrspace(1)* noalias %arr, i32 %i) {
▲ Show 20 Lines • Show All 98 Lines • Show Last 20 Lines

llvm/test/Transforms/StraightLineStrengthReduce/NVPTX/reassociate-geps-and-slsr.ll

; RUN: opt < %s -separate-const-offset-from-gep -slsr -gvn -S | FileCheck %s ; RUN: opt < %s -separate-const-offset-from-gep -slsr -gvn -S | FileCheck %s
; RUN: llc < %s -march=nvptx64 -mcpu=sm_35 | FileCheck %s --check-prefix=PTX ; RUN: llc < %s -march=nvptx64 -mcpu=sm_35 | FileCheck %s --check-prefix=PTX
; RUN: opt < %s -passes="separate-const-offset-from-gep,slsr,gvn" -S | FileCheck %s
target datalayout = "e-i64:64-v16:16-v32:32-n16:32:64" target datalayout = "e-i64:64-v16:16-v32:32-n16:32:64"
target triple = "nvptx64-unknown-unknown" target triple = "nvptx64-unknown-unknown"
; arr[i + 5] ; arr[i + 5]
; arr[i * 2 + 5] ; arr[i * 2 + 5]
; arr[i * 3 + 5] ; arr[i * 3 + 5]
; arr[i * 4 + 5] ; arr[i * 4 + 5]
▲ Show 20 Lines • Show All 64 Lines • Show Last 20 Lines