This is an archive of the discontinued LLVM Phabricator instance.

Differential D86714

Remove leftover REQUIRES: global-isel
ClosedPublic

Authored by russell.gallop on Aug 27 2020, 7:22 AM.

Details

Reviewers
arsenm
qcolombet
Commits
rGc9455d3c5792: [Test] Tidy up loose ends from LLVM_HAS_GLOBAL_ISEL
Summary

As suggested here: https://reviews.llvm.org/D85199#2241931

Diff Detail

Event Timeline

russell.gallop created this revision.Aug 27 2020, 7:22 AM
Herald added a project: Restricted Project. · View Herald TranscriptAug 27 2020, 7:22 AM
russell.gallop requested review of this revision.Aug 27 2020, 7:22 AM
Herald added a subscriber: wdng. · View Herald TranscriptAug 27 2020, 7:22 AM
russell.gallop mentioned this in D85199: GlobalISel: Add generic instructions for memory intrinsics.Aug 27 2020, 7:22 AM
arsenm added inline comments.Aug 27 2020, 7:23 AM
llvm/test/CodeGen/MIR/AArch64/generic-virtual-registers-error.mir
3

I assume something in lit is parsing and recognizing this? Should remove that too?

russell.gallop updated this revision to Diff 288328.EditedAug 27 2020, 7:40 AM
russell.gallop added a reviewer: qcolombet.

I assume something in lit is parsing and recognizing this? Should remove that too?

Yes, there were a few bits left over in lit and llvm-config, so I've removed them.

I'm assuming BUILD.gn can take care of itself...

Herald added a subscriber: mgorny. · View Herald TranscriptAug 27 2020, 7:40 AM
arsenm accepted this revision.Aug 27 2020, 7:41 AM
This revision is now accepted and ready to land.Aug 27 2020, 7:41 AM
Harbormaster completed remote builds in B69780: Diff 288323.Aug 27 2020, 8:13 AM
russell.gallop updated this revision to Diff 288345.Aug 27 2020, 8:30 AM

Fix llvm-config test.

arsenm accepted this revision.Aug 27 2020, 8:33 AM
Closed by commit rGc9455d3c5792: [Test] Tidy up loose ends from LLVM_HAS_GLOBAL_ISEL (authored by russell.gallop). · Explain WhyAug 27 2020, 8:37 AM
This revision was automatically updated to reflect the committed changes.
russell.gallop added a commit: rGc9455d3c5792: [Test] Tidy up loose ends from LLVM_HAS_GLOBAL_ISEL.
arsenm added a comment.Aug 27 2020, 10:27 AM

I think somethings wrong. I'm now seeing this on all global isel tests:

UNSUPPORTED: LLVM :: CodeGen/AMDGPU/GlobalISel/regbankselect-umin.mir (704 of 740)

arsenm added a comment.Aug 27 2020, 10:49 AM
In D86714#2242592, @arsenm wrote:

I think somethings wrong. I'm now seeing this on all global isel tests:

UNSUPPORTED: LLVM :: CodeGen/AMDGPU/GlobalISel/regbankselect-umin.mir (704 of 740)

Fixed leftover lit.local.cfgs in 9607ccf62617c9f025d182ddf137cf80e6d5c1f0

russell.gallop added a comment.Aug 28 2020, 2:00 AM

Thanks for catching that.

Revision Contents

Diff 288323

llvm/test/CodeGen/MIR/AArch64/generic-virtual-registers-error.mir

# RUN: not llc -mtriple=aarch64-apple-ios -run-pass none -o - %s 2>&1 \ # RUN: not llc -mtriple=aarch64-apple-ios -run-pass none -o - %s 2>&1 \
# RUN: | FileCheck %s --check-prefix=ERR # RUN: | FileCheck %s --check-prefix=ERR
# REQUIRES: global-isel
arsenmUnsubmitted
Not Done
ReplyInline Actions

I assume something in lit is parsing and recognizing this? Should remove that too?

arsenm: I assume something in lit is parsing and recognizing this? Should remove that too?
# This test ensures that the MIR parser errors out when # This test ensures that the MIR parser errors out when
# generic virtual register definitions are not correct. # generic virtual register definitions are not correct.
--- | --- |
define void @baz() { ret void } define void @baz() { ret void }
... ...
--- ---
Show All 10 Lines

llvm/test/CodeGen/MIR/AArch64/generic-virtual-registers-with-regbank-error.mir

# RUN: not llc -mtriple=aarch64-apple-ios -run-pass none -o - %s 2>&1 \ # RUN: not llc -mtriple=aarch64-apple-ios -run-pass none -o - %s 2>&1 \
# RUN: | FileCheck %s --check-prefix=ERR # RUN: | FileCheck %s --check-prefix=ERR
# REQUIRES: global-isel
# This test ensures that the MIR parser errors out when # This test ensures that the MIR parser errors out when
# generic virtual register definitions are not correct. # generic virtual register definitions are not correct.
# In that case, it is defined by a register bank. # In that case, it is defined by a register bank.
--- | --- |
define void @bar() { ret void } define void @bar() { ret void }
... ...
Show All 11 Lines

llvm/test/CodeGen/MIR/AArch64/register-operand-bank.mir

# RUN: llc -o - %s -mtriple=aarch64-- -run-pass=none | FileCheck %s # RUN: llc -o - %s -mtriple=aarch64-- -run-pass=none | FileCheck %s
# REQUIRES: global-isel
# Test various aspects of register bank specification on machine operands. # Test various aspects of register bank specification on machine operands.
--- | --- |
define void @func() { ret void } define void @func() { ret void }
... ...
--- ---
# CHECK-LABEL: name: func # CHECK-LABEL: name: func
# CHECK: registers: # CHECK: registers:
# CHECK: - { id: 0, class: gpr, preferred-register: '' } # CHECK: - { id: 0, class: gpr, preferred-register: '' }
Show All 10 Lines

llvm/test/CodeGen/MIR/X86/generic-instr-type.mir

# RUN: llc -march=x86-64 -run-pass none -o - %s | FileCheck %s # RUN: llc -march=x86-64 -run-pass none -o - %s | FileCheck %s
# REQUIRES: global-isel
# Test that the MIR parser parses types on generic instructions correctly. # Test that the MIR parser parses types on generic instructions correctly.
--- | --- |
target datalayout = "e-m:o-i64:64-f80:128-n8:16:32:64-S128" target datalayout = "e-m:o-i64:64-f80:128-n8:16:32:64-S128"
%type_alias = type <2 x i32> %type_alias = type <2 x i32>
%structure_alias = type { i32, i16 } %structure_alias = type { i32, i16 }
define void @test_vregs() { define void @test_vregs() {
ret void ret void
▲ Show 20 Lines • Show All 54 Lines • Show Last 20 Lines

llvm/test/MachineVerifier/test_copy.mir

#RUN: not --crash llc -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- | --- |
; ModuleID = 'test.ll' ; ModuleID = 'test.ll'
source_filename = "test.ll" source_filename = "test.ll"
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128" target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
target triple = "aarch64-unknown-unknown" target triple = "aarch64-unknown-unknown"
define i32 @test_copy(i32 %argc) { define i32 @test_copy(i32 %argc) {
ret i32 0 ret i32 0
Show All 23 Lines

llvm/test/MachineVerifier/test_copy_mismatch_types.mir

#RUN: not --crash llc -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- | --- |
; ModuleID = 'test.ll' ; ModuleID = 'test.ll'
source_filename = "test.ll" source_filename = "test.ll"
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128" target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
target triple = "aarch64-unknown-unknown" target triple = "aarch64-unknown-unknown"
define i32 @test_copy(i32 %argc) { define i32 @test_copy(i32 %argc) {
ret i32 0 ret i32 0
Show All 21 Lines

llvm/test/MachineVerifier/test_g_add.mir

#RUN: not --crash llc -march=aarch64 -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -march=aarch64 -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_add name: test_add
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 27 Lines

llvm/test/MachineVerifier/test_g_addrspacecast.mir

#RUN: not --crash llc -o - -march=arm64 -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -march=arm64 -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_addrspacecast name: test_addrspacecast
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
▲ Show 20 Lines • Show All 47 Lines • Show Last 20 Lines

llvm/test/MachineVerifier/test_g_bitcast.mir

#RUN: not --crash llc -mtriple=amdgcn-amd-amdhsa -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -mtriple=amdgcn-amd-amdhsa -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, amdgpu-registered-target # REQUIRES: amdgpu-registered-target
--- ---
name: test_bitcast name: test_bitcast
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 29 Lines

llvm/test/MachineVerifier/test_g_brjt.mir

# RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s # RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_jump_table name: test_jump_table
legalized: true legalized: true
tracksRegLiveness: true tracksRegLiveness: true
jumpTable: jumpTable:
kind: block-address kind: block-address
entries: entries:
Show All 20 Lines

llvm/test/MachineVerifier/test_g_concat_vectors.mir

#RUN: not --crash llc -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- | --- |
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128" target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
target triple = "aarch64-unknown-unknown" target triple = "aarch64-unknown-unknown"
define i32 @g_concat_vectors() { define i32 @g_concat_vectors() {
ret i32 0 ret i32 0
} }
Show All 19 Lines

llvm/test/MachineVerifier/test_g_constant.mir

#RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_constant name: test_constant
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 32 Lines

llvm/test/MachineVerifier/test_g_extract.mir

# RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s # RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_extract name: test_extract
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 25 Lines

llvm/test/MachineVerifier/test_g_fcmp.mir

#RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_fcmp name: test_fcmp
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 30 Lines

llvm/test/MachineVerifier/test_g_fconstant.mir

#RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_fconstant name: test_fconstant
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 25 Lines

llvm/test/MachineVerifier/test_g_icmp.mir

#RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_icmp name: test_icmp
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 30 Lines

llvm/test/MachineVerifier/test_g_insert.mir

# RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s # RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_insert name: test_insert
legalized: true legalized: true
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
body: | body: |
bb.0: bb.0:
Show All 34 Lines

llvm/test/MachineVerifier/test_g_inttoptr.mir

#RUN: not --crash llc -o - -march=arm64 -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -march=arm64 -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_inttoptr name: test_inttoptr
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 35 Lines

llvm/test/MachineVerifier/test_g_jump_table.mir

# RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s # RUN: not --crash llc -march=aarch64 -o /dev/null -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_jump_table name: test_jump_table
legalized: true legalized: true
tracksRegLiveness: true tracksRegLiveness: true
jumpTable: jumpTable:
kind: block-address kind: block-address
entries: entries:
Show All 16 Lines

llvm/test/MachineVerifier/test_g_load.mir

#RUN: not --crash llc -o - -march=arm64 -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -march=arm64 -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_load name: test_load
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 13 Lines

llvm/test/MachineVerifier/test_g_phi.mir

#RUN: not --crash llc -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- | --- |
; ModuleID = 'test.ll' ; ModuleID = 'test.ll'
source_filename = "test.ll" source_filename = "test.ll"
target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128" target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
target triple = "aarch64-unknown-unknown" target triple = "aarch64-unknown-unknown"
define i32 @test_phi(i32 %argc) { define i32 @test_phi(i32 %argc) {
entry: entry:
▲ Show 20 Lines • Show All 69 Lines • Show Last 20 Lines

llvm/test/MachineVerifier/test_g_ptr_add.mir

#RUN: not --crash llc -o - -march=arm64 -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -march=arm64 -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_gep name: test_gep
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 22 Lines

llvm/test/MachineVerifier/test_g_ptrtoint.mir

#RUN: not --crash llc -o - -march=arm64 -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s #RUN: not --crash llc -o - -march=arm64 -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_ptrtoint name: test_ptrtoint
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 35 Lines

llvm/test/MachineVerifier/test_g_select.mir

#RUN: not --crash llc -march=aarch64 -run-pass=none -verify-machineinstrs -o /dev/null %s 2>&1 | FileCheck %s #RUN: not --crash llc -march=aarch64 -run-pass=none -verify-machineinstrs -o /dev/null %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_select name: test_select
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 21 Lines

llvm/test/MachineVerifier/test_g_sext_inreg.mir

# RUN: not --crash llc -verify-machineinstrs -run-pass none -o /dev/null %s 2>&1 | FileCheck %s # RUN: not --crash llc -verify-machineinstrs -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- | --- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128" target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"
target triple = "aarch64--" target triple = "aarch64--"
define void @test() { ret void } define void @test() { ret void }
... ...
▲ Show 20 Lines • Show All 44 Lines • Show Last 20 Lines

llvm/test/MachineVerifier/test_g_sextload.mir

# RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s # RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_sextload name: test_sextload
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 18 Lines

llvm/test/MachineVerifier/test_g_store.mir

# RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s # RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_store name: test_store
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 14 Lines

llvm/test/MachineVerifier/test_g_trunc.mir

# RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s # RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_trunc name: test_trunc
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 13 Lines

llvm/test/MachineVerifier/test_g_zextload.mir

# RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s # RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target # REQUIRES: aarch64-registered-target
--- ---
name: test_zextload name: test_zextload
legalized: true legalized: true
regBankSelected: false regBankSelected: false
selected: false selected: false
tracksRegLiveness: true tracksRegLiveness: true
liveins: liveins:
Show All 18 Lines