This is an archive of the discontinued LLVM Phabricator instance.

MIR Statepoint refactoring: pass GC pointers in VRegs. Part 2/5.
AbandonedPublic

Authored by dantrushin on May 19 2020, 1:21 AM.

Details

Reviewers
reames
skatkov
Summary

Change MIR representation of STATEPOINT instruction from explicit
spill/reload of GC pointer arguments around statepoint to simply
assigning them to virtual registers. Then they can be spilled as
necessary. Relocated pointers are represented as STATEPOINT's Def
operands (tied to corresponding derived pointers from GC args list):

rel1,rel2,... = STATEPOINT ..., derived1<tied-def0>, derived2<tied-def1>, ...

This patch adds necessary modifications for utility classes -
StatepointOpers and MachineVerifier to correctly handle statepoints
with possible Def operands.

Depends On: D80191

Diff Detail