This is an archive of the discontinued LLVM Phabricator instance.

Differential D79441

[mlir][rocdl] Fix typo. NFC.
ClosedPublic

Authored by whchung on May 5 2020, 1:23 PM.

Details

Reviewers
ftynse
Commits
rGf649aca9f3a2: [mlir][rocdl] Fix typo. NFC.
Summary

ROCLD -> ROCDL.

Diff Detail

Event Timeline

whchung created this revision.May 5 2020, 1:23 PM
Herald added a reviewer: ftynse. · View Herald TranscriptMay 5 2020, 1:23 PM
Herald added a project: Restricted Project. · View Herald Transcript
Herald added subscribers: llvm-commits, Kayjukh, frgossen and 12 others. · View Herald Transcript
Harbormaster completed remote builds in B55837: Diff 262206.May 5 2020, 2:03 PM
ftynse accepted this revision.May 6 2020, 12:55 AM
This revision is now accepted and ready to land.May 6 2020, 12:55 AM
Herald added a subscriber: stephenneuendorffer. · View Herald TranscriptMay 6 2020, 12:55 AM
Closed by commit rGf649aca9f3a2: [mlir][rocdl] Fix typo. NFC. (authored by whchung, committed by ftynse). · Explain WhyMay 7 2020, 3:21 AM
This revision was automatically updated to reflect the committed changes.

Revision Contents

PathSize
mlir/
include/
mlir/
4 lines
lib/
Target/
LLVMIR/
2 lines

Diff 262584

mlir/include/mlir/InitAllTranslations.h

Show All 15 Lines
namespace mlir { namespace mlir {
void registerFromLLVMIRTranslation(); void registerFromLLVMIRTranslation();
void registerFromSPIRVTranslation(); void registerFromSPIRVTranslation();
void registerToLLVMIRTranslation(); void registerToLLVMIRTranslation();
void registerToSPIRVTranslation(); void registerToSPIRVTranslation();
void registerToNVVMIRTranslation(); void registerToNVVMIRTranslation();
void registerToROCLDIRTranslation(); void registerToROCDLIRTranslation();
void registerAVX512ToLLVMIRTranslation(); void registerAVX512ToLLVMIRTranslation();
// This function should be called before creating any MLIRContext if one // This function should be called before creating any MLIRContext if one
// expects all the possible translations to be made available to the context // expects all the possible translations to be made available to the context
// automatically. // automatically.
inline void registerAllTranslations() { inline void registerAllTranslations() {
static bool init_once = []() { static bool init_once = []() {
registerFromLLVMIRTranslation(); registerFromLLVMIRTranslation();
registerFromSPIRVTranslation(); registerFromSPIRVTranslation();
registerToLLVMIRTranslation(); registerToLLVMIRTranslation();
registerToSPIRVTranslation(); registerToSPIRVTranslation();
registerToNVVMIRTranslation(); registerToNVVMIRTranslation();
registerToROCLDIRTranslation(); registerToROCDLIRTranslation();
registerAVX512ToLLVMIRTranslation(); registerAVX512ToLLVMIRTranslation();
return true; return true;
}(); }();
(void)init_once; (void)init_once;
} }
} // namespace mlir } // namespace mlir
#endif // MLIR_INITALLTRANSLATIONS_H #endif // MLIR_INITALLTRANSLATIONS_H

mlir/lib/Target/LLVMIR/ConvertToROCDLIR.cpp

Show First 20 Lines • Show All 92 Lines • ▼ Show 20 Lines for (auto func :
llvmFunc->addFnAttr("amdgpu-flat-work-group-size", "1, 1024"); llvmFunc->addFnAttr("amdgpu-flat-work-group-size", "1, 1024");
} }
return llvmModule; return llvmModule;
} }
namespace mlir { namespace mlir {
void registerToROCLDIRTranslation() { void registerToROCDLIRTranslation() {
TranslateFromMLIRRegistration registration( TranslateFromMLIRRegistration registration(
"mlir-to-rocdlir", [](ModuleOp module, raw_ostream &output) { "mlir-to-rocdlir", [](ModuleOp module, raw_ostream &output) {
auto llvmModule = mlir::translateModuleToROCDLIR(module); auto llvmModule = mlir::translateModuleToROCDLIR(module);
if (!llvmModule) if (!llvmModule)
return failure(); return failure();
llvmModule->print(output, nullptr); llvmModule->print(output, nullptr);
return success(); return success();
}); });
} }
} // namespace mlir } // namespace mlir