This is an archive of the discontinued LLVM Phabricator instance.

Differential D69008

Add arm64_32 support
ClosedPublic

Authored by jasonmolenda on Oct 15 2019, 2:55 PM.

Details

Reviewers
jasonmolenda
Summary

This patchset adds support for an AArch64 aka arm64 ABI used on Apple's WatchOS -- it's an ILP32 ABI that runs on the arm64 ISA, e.g. the entire process runs in the lower 4GB of its address space.

The changes to lldb are minimal; the llvm Triple used is aarch64_32 and 95% of the patchset is handling that new type as equivalent to aarch64. There are changes to ArchSpec and PlatformRemoteAppleWatch beyond this aarch64_32 case addition, and some tests that are skipped, but there's not a whole lot going on in this patch. From lldb's perspective, these are simply arm64 processes that seem to be ignoring their top 32bits in their pointers, hah.

There is a unit test to check that arm64_32 is recognized, but most of the testing of this patch was running the lldb testsuite against an apple watch, not so much adding new tests specifically for this target.

I wanted to give folks a chance to look this patch over and comment before I land it.

Diff Detail

Repository
rLLDB LLDB

Event Timeline

jasonmolenda created this revision.Oct 15 2019, 2:55 PM
Herald added a project: Restricted Project. · View Herald TranscriptOct 15 2019, 2:55 PM
Herald added subscribers: JDevlieghere, abidh, arphaman, kristof.beyls. · View Herald Transcript
labath added a subscriber: labath.Oct 16 2019, 1:15 AM

(looks good to me)

jasonmolenda added a comment.Oct 16 2019, 7:24 AM

Thanks for looking it over, Pavel. It touches lots of different files, but the changes are so tiny in most cases, I didn't know who to set as a reviewer. ;)

jasonmolenda accepted this revision.Oct 16 2019, 12:12 PM
This revision is now accepted and ready to land.Oct 16 2019, 12:12 PM
jasonmolenda closed this revision.Oct 16 2019, 12:13 PM

committed in r375032 where I accidentally copied in the wrong phabracator URL, so lol.

Revision Contents

PathSize
lldb/
i/
lldb/
include/
lldb/
Utility/
1 line
packages/
Python/
lldbsuite/
test/
arm/
breakpoint-it/
4 lines
commands/
expression/
call-function/
2 lines
char/
4 lines
persist_objc_pointeetype/
2 lines
register/
register/
register_command/
6 lines
functionalities/
data-formatter/
data-formatter-objc/
nsindexpath/
2 lines
2 lines
python_api/
watchpoint/
2 lines
source/
Host/
common/
2 lines
macosx/
objcxx/
6 lines
12 lines
Plugins/
ABI/
MacOSX-arm64/
3 lines
SysV-arm64/
3 lines
Disassembler/
llvm/
6 lines
DynamicLoader/
MacOSX-DYLD/
3 lines
ExpressionParser/
Clang/
3 lines
Instruction/
ARM64/
3 lines
ObjectFile/
Mach-O/
4 lines
Platform/
MacOSX/
7 lines
16 lines
Process/
Utility/
1 line
2 lines
2 lines
1 line
gdb-remote/
4 lines
2 lines
4 lines
Symbol/
1 line
3 lines
Target/
1 line
1 line
Utility/
25 lines
tools/
compact-unwind/
2 lines
debugserver/
source/
3 lines
unittests/
Utility/
16 lines

Diff 225120

lldb/include/lldb/Utility/ArchSpec.h

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
eCore_thumbv7, eCore_thumbv7,
eCore_thumbv7s, eCore_thumbv7s,
eCore_thumbv7k, eCore_thumbv7k,
eCore_thumbv7f, eCore_thumbv7f,
eCore_thumbv7m, eCore_thumbv7m,
eCore_thumbv7em, eCore_thumbv7em,
eCore_arm_arm64, eCore_arm_arm64,
eCore_arm_armv8, eCore_arm_armv8,
eCore_arm_arm64_32,
eCore_arm_aarch64, eCore_arm_aarch64,
eCore_mips32, eCore_mips32,
eCore_mips32r2, eCore_mips32r2,
eCore_mips32r3, eCore_mips32r3,
eCore_mips32r5, eCore_mips32r5,
eCore_mips32r6, eCore_mips32r6,
eCore_mips32el, eCore_mips32el,
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/packages/Python/lldbsuite/test/arm/breakpoint-it/TestBreakpointIt.py

Show All 11 Lines
class TestBreakpointIt(TestBase): class TestBreakpointIt(TestBase):
mydir = TestBase.compute_mydir(__file__) mydir = TestBase.compute_mydir(__file__)
NO_DEBUG_INFO_TESTCASE = True NO_DEBUG_INFO_TESTCASE = True
@skipIf(archs=no_match(["arm"])) @skipIf(archs=no_match(["arm"]))
@skipIf(archs=["arm64", "arm64e"]) @skipIf(archs=["arm64", "arm64e", "arm64_32"])
def test_false(self): def test_false(self):
self.build() self.build()
exe = self.getBuildArtifact("a.out") exe = self.getBuildArtifact("a.out")
self.runCmd("target create %s" % exe) self.runCmd("target create %s" % exe)
lldbutil.run_break_set_by_symbol(self, "bkpt_false", lldbutil.run_break_set_by_symbol(self, "bkpt_false",
extra_options="--skip-prologue 0") extra_options="--skip-prologue 0")
self.runCmd("run") self.runCmd("run")
self.assertEqual(self.process().GetState(), lldb.eStateExited, self.assertEqual(self.process().GetState(), lldb.eStateExited,
"Breakpoint does not get hit") "Breakpoint does not get hit")
@skipIf(archs=no_match(["arm"])) @skipIf(archs=no_match(["arm"]))
@skipIf(archs=["arm64", "arm64e"]) @skipIf(archs=["arm64", "arm64e", "arm64_32"])
def test_true(self): def test_true(self):
self.build() self.build()
exe = self.getBuildArtifact("a.out") exe = self.getBuildArtifact("a.out")
self.runCmd("target create %s" % exe) self.runCmd("target create %s" % exe)
bpid = lldbutil.run_break_set_by_symbol(self, "bkpt_true", bpid = lldbutil.run_break_set_by_symbol(self, "bkpt_true",
extra_options="--skip-prologue 0") extra_options="--skip-prologue 0")
self.runCmd("run") self.runCmd("run")
self.assertIsNotNone(lldbutil.get_one_thread_stopped_at_breakpoint_id( self.assertIsNotNone(lldbutil.get_one_thread_stopped_at_breakpoint_id(
self.process(), bpid)) self.process(), bpid))

lldb/packages/Python/lldbsuite/test/commands/expression/call-function/TestCallStdStringFunction.py

Show First 20 Lines • Show All 44 Lines • ▼ Show 20 Lines def test_with(self):
# Calling this function now succeeds, but we follow the typedef return type through to # Calling this function now succeeds, but we follow the typedef return type through to
# const char *, and thus don't invoke the Summary formatter. # const char *, and thus don't invoke the Summary formatter.
# clang's libstdc++ on ios arm64 inlines std::string::c_str() always; # clang's libstdc++ on ios arm64 inlines std::string::c_str() always;
# skip this part of the test. # skip this part of the test.
triple = self.dbg.GetSelectedPlatform().GetTriple() triple = self.dbg.GetSelectedPlatform().GetTriple()
do_cstr_test = True do_cstr_test = True
if triple == "arm64-apple-ios" or triple == "arm64-apple-tvos" or triple == "armv7k-apple-watchos" or triple == "arm64-apple-bridgeos": if triple in ["arm64-apple-ios", "arm64e-apple-ios", "arm64-apple-tvos", "armv7k-apple-watchos", "arm64-apple-bridgeos", "arm64_32-apple-watchos"]:
do_cstr_test = False do_cstr_test = False
if do_cstr_test: if do_cstr_test:
self.expect("print str.c_str()", self.expect("print str.c_str()",
substrs=['Hello world']) substrs=['Hello world'])

lldb/packages/Python/lldbsuite/test/commands/expression/char/TestExprsChar.py

Show First 20 Lines • Show All 53 Lines • ▼ Show 20 Linesclass ExprCharTestCase(TestBase):
def test_signed_char(self): def test_signed_char(self):
self.do_test(dictionary={'CFLAGS_EXTRAS': '-fsigned-char'}) self.do_test(dictionary={'CFLAGS_EXTRAS': '-fsigned-char'})
@expectedFailureAll( @expectedFailureAll(
archs=[ archs=[
"i[3-6]86", "i[3-6]86",
"x86_64", "x86_64",
"arm64", "arm64",
'arm64e',
'armv7', 'armv7',
'armv7k'], 'armv7k',
'arm64_32'],
bugnumber="llvm.org/pr23069, <rdar://problem/28721938>") bugnumber="llvm.org/pr23069, <rdar://problem/28721938>")
@expectedFailureAll(triple='mips*', bugnumber="llvm.org/pr23069") @expectedFailureAll(triple='mips*', bugnumber="llvm.org/pr23069")
def test_unsigned_char(self): def test_unsigned_char(self):
self.do_test(dictionary={'CFLAGS_EXTRAS': '-funsigned-char'}) self.do_test(dictionary={'CFLAGS_EXTRAS': '-funsigned-char'})

lldb/packages/Python/lldbsuite/test/commands/expression/persist_objc_pointeetype/TestPersistObjCPointeeType.py

Show All 17 Linesclass PersistObjCPointeeType(TestBase):
def setUp(self): def setUp(self):
# Call super's setUp(). # Call super's setUp().
TestBase.setUp(self) TestBase.setUp(self)
# Find the line number to break for main.cpp. # Find the line number to break for main.cpp.
self.line = line_number('main.m', '// break here') self.line = line_number('main.m', '// break here')
@skipUnlessDarwin @skipUnlessDarwin
@skipIf(archs=["i386", "i686"]) @skipIf(archs=["i386", "i686"])
@skipIf(debug_info="gmodules", archs=['arm64', 'armv7', 'armv7k']) # compile error with gmodules for iOS @skipIf(debug_info="gmodules", archs=['arm64', 'armv7', 'armv7k', 'arm64e', 'arm64_32']) # compile error with gmodules for iOS
def test_with(self): def test_with(self):
"""Test that we can p *objcObject""" """Test that we can p *objcObject"""
self.build() self.build()
def cleanup(): def cleanup():
pass pass
# Execute the cleanup function during test case tear down. # Execute the cleanup function during test case tear down.
Show All 17 Lines

lldb/packages/Python/lldbsuite/test/commands/register/register/register_command/TestRegisters.py

Show All 38 Lines
self.expect("register read -a", MISSING_EXPECTED_REGISTERS, self.expect("register read -a", MISSING_EXPECTED_REGISTERS,
substrs=['registers were unavailable'], matching=False) substrs=['registers were unavailable'], matching=False)
if self.getArchitecture() in ['amd64', 'i386', 'x86_64']: if self.getArchitecture() in ['amd64', 'i386', 'x86_64']:
self.runCmd("register read xmm0") self.runCmd("register read xmm0")
self.runCmd("register read ymm15") # may be available self.runCmd("register read ymm15") # may be available
self.runCmd("register read bnd0") # may be available self.runCmd("register read bnd0") # may be available
elif self.getArchitecture() in ['arm', 'armv7', 'armv7k', 'arm64']: elif self.getArchitecture() in ['arm', 'armv7', 'armv7k', 'arm64', 'arm64e', 'arm64_32']:
self.runCmd("register read s0") self.runCmd("register read s0")
self.runCmd("register read q15") # may be available self.runCmd("register read q15") # may be available
self.expect( self.expect(
"register read -s 4", "register read -s 4",
substrs=['invalid register set index: 4'], substrs=['invalid register set index: 4'],
error=True) error=True)
Show All 28 Lines
def test_register_expressions(self): def test_register_expressions(self):
"""Test expression evaluation with commands related to registers.""" """Test expression evaluation with commands related to registers."""
self.build() self.build()
self.common_setup() self.common_setup()
if self.getArchitecture() in ['amd64', 'i386', 'x86_64']: if self.getArchitecture() in ['amd64', 'i386', 'x86_64']:
gpr = "eax" gpr = "eax"
vector = "xmm0" vector = "xmm0"
elif self.getArchitecture() in ['arm64', 'aarch64']: elif self.getArchitecture() in ['arm64', 'aarch64', 'arm64e', 'arm64_32']:
gpr = "w0" gpr = "w0"
vector = "v0" vector = "v0"
elif self.getArchitecture() in ['arm', 'armv7', 'armv7k']: elif self.getArchitecture() in ['arm', 'armv7', 'armv7k']:
gpr = "r0" gpr = "r0"
vector = "q0" vector = "q0"
self.expect("expr/x $%s" % gpr, substrs=['unsigned int', ' = 0x']) self.expect("expr/x $%s" % gpr, substrs=['unsigned int', ' = 0x'])
self.expect("expr $%s" % vector, substrs=['vector_type']) self.expect("expr $%s" % vector, substrs=['vector_type'])
▲ Show 20 Lines • Show All 182 Lines • ▼ Show 20 Lines
reg_list.append( reg_list.append(
("xmm0", ("xmm0",
"{0x01 0x02 0x03 0x00 0x00 0x00 0x00 0x00 0x09 0x0a 0x2f 0x2f 0x2f 0x2f 0x2f 0x2f}", "{0x01 0x02 0x03 0x00 0x00 0x00 0x00 0x00 0x09 0x0a 0x2f 0x2f 0x2f 0x2f 0x2f 0x2f}",
True)) True))
reg_list.append( reg_list.append(
("xmm15", ("xmm15",
"{0x01 0x02 0x03 0x00 0x00 0x00 0x00 0x00 0x09 0x0a 0x2f 0x2f 0x2f 0x2f 0x0e 0x0f}", "{0x01 0x02 0x03 0x00 0x00 0x00 0x00 0x00 0x09 0x0a 0x2f 0x2f 0x2f 0x2f 0x0e 0x0f}",
False)) False))
elif self.getArchitecture() in ['arm64', 'aarch64']: elif self.getArchitecture() in ['arm64', 'aarch64', 'arm64e', 'arm64_32']:
reg_list = [ reg_list = [
# reg value # reg value
# must-have # must-have
("fpsr", "0xfbf79f9f", True), ("fpsr", "0xfbf79f9f", True),
("s0", "1.25", True), ("s0", "1.25", True),
("s31", "0.75", True), ("s31", "0.75", True),
("d1", "123", True), ("d1", "123", True),
("d17", "987", False), ("d17", "987", False),
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/packages/Python/lldbsuite/test/functionalities/data-formatter/data-formatter-objc/nsindexpath/TestDataFormatterNSIndexPath.py

Show All 37 Lines def appkit_tester_impl(self, commands):
self.runCmd('type synth clear', check=False) self.runCmd('type synth clear', check=False)
# Execute the cleanup function during test case tear down. # Execute the cleanup function during test case tear down.
self.addTearDownHook(cleanup) self.addTearDownHook(cleanup)
commands() commands()
@skipUnlessDarwin @skipUnlessDarwin
@expectedFailureAll(archs=['i386'], bugnumber="rdar://28656605") @expectedFailureAll(archs=['i386'], bugnumber="rdar://28656605")
@expectedFailureAll(archs=['armv7', 'armv7k'], bugnumber="rdar://problem/34561607") # NSIndexPath formatter isn't working for 32-bit arm @expectedFailureAll(archs=['armv7', 'armv7k', 'arm64_32'], bugnumber="rdar://problem/34561607") # NSIndexPath formatter isn't working for 32-bit arm
def test_nsindexpath_with_run_command(self): def test_nsindexpath_with_run_command(self):
"""Test formatters for NSIndexPath.""" """Test formatters for NSIndexPath."""
self.appkit_tester_impl(self.nsindexpath_data_formatter_commands) self.appkit_tester_impl(self.nsindexpath_data_formatter_commands)
def setUp(self): def setUp(self):
# Call super's setUp(). # Call super's setUp().
TestBase.setUp(self) TestBase.setUp(self)
# Find the line number to break at. # Find the line number to break at.
▲ Show 20 Lines • Show All 59 Lines • Show Last 20 Lines

lldb/packages/Python/lldbsuite/test/lldbplatformutil.py

Show All 21 Lines
def check_first_register_readable(test_case): def check_first_register_readable(test_case):
arch = test_case.getArchitecture() arch = test_case.getArchitecture()
if arch in ['x86_64', 'i386']: if arch in ['x86_64', 'i386']:
test_case.expect("register read eax", substrs=['eax = 0x']) test_case.expect("register read eax", substrs=['eax = 0x'])
elif arch in ['arm', 'armv7', 'armv7k']: elif arch in ['arm', 'armv7', 'armv7k']:
test_case.expect("register read r0", substrs=['r0 = 0x']) test_case.expect("register read r0", substrs=['r0 = 0x'])
elif arch in ['aarch64', 'arm64']: elif arch in ['aarch64', 'arm64', 'arm64e', 'arm64_32']:
test_case.expect("register read x0", substrs=['x0 = 0x']) test_case.expect("register read x0", substrs=['x0 = 0x'])
elif re.match("mips", arch): elif re.match("mips", arch):
test_case.expect("register read zero", substrs=['zero = 0x']) test_case.expect("register read zero", substrs=['zero = 0x'])
elif arch in ['s390x']: elif arch in ['s390x']:
test_case.expect("register read r0", substrs=['r0 = 0x']) test_case.expect("register read r0", substrs=['r0 = 0x'])
elif arch in ['powerpc64le']: elif arch in ['powerpc64le']:
test_case.expect("register read r0", substrs=['r0 = 0x']) test_case.expect("register read r0", substrs=['r0 = 0x'])
else: else:
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/packages/Python/lldbsuite/test/python_api/watchpoint/TestWatchpointIter.py

Show All 12 Lines
class WatchpointIteratorTestCase(TestBase): class WatchpointIteratorTestCase(TestBase):
mydir = TestBase.compute_mydir(__file__) mydir = TestBase.compute_mydir(__file__)
# hardware watchpoints are not reported with a hardware index # on armv7 on ios devices # hardware watchpoints are not reported with a hardware index # on armv7 on ios devices
def affected_by_radar_34564183(self): def affected_by_radar_34564183(self):
return (self.getArchitecture() == 'armv7' or self.getArchitecture() == 'armv7k') and self.platformIsDarwin() return (self.getArchitecture() in ['armv7', 'armv7k', 'arm64_32']) and self.platformIsDarwin()
def setUp(self): def setUp(self):
# Call super's setUp(). # Call super's setUp().
TestBase.setUp(self) TestBase.setUp(self)
# Our simple source filename. # Our simple source filename.
self.source = 'main.c' self.source = 'main.c'
# Find the line number to break inside main(). # Find the line number to break inside main().
self.line = line_number( self.line = line_number(
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Host/common/NativeProcessProtocol.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
static const uint8_t g_i386_opcode[] = {0xCC}; static const uint8_t g_i386_opcode[] = {0xCC};
static const uint8_t g_mips64_opcode[] = {0x00, 0x00, 0x00, 0x0d}; static const uint8_t g_mips64_opcode[] = {0x00, 0x00, 0x00, 0x0d};
static const uint8_t g_mips64el_opcode[] = {0x0d, 0x00, 0x00, 0x00}; static const uint8_t g_mips64el_opcode[] = {0x0d, 0x00, 0x00, 0x00};
static const uint8_t g_s390x_opcode[] = {0x00, 0x01}; static const uint8_t g_s390x_opcode[] = {0x00, 0x01};
static const uint8_t g_ppc64le_opcode[] = {0x08, 0x00, 0xe0, 0x7f}; // trap static const uint8_t g_ppc64le_opcode[] = {0x08, 0x00, 0xe0, 0x7f}; // trap
switch (GetArchitecture().GetMachine()) { switch (GetArchitecture().GetMachine()) {
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
return llvm::makeArrayRef(g_aarch64_opcode); return llvm::makeArrayRef(g_aarch64_opcode);
case llvm::Triple::x86: case llvm::Triple::x86:
case llvm::Triple::x86_64: case llvm::Triple::x86_64:
return llvm::makeArrayRef(g_i386_opcode); return llvm::makeArrayRef(g_i386_opcode);
case llvm::Triple::mips: case llvm::Triple::mips:
case llvm::Triple::mips64: case llvm::Triple::mips64:
Show All 20 Lines
case llvm::Triple::x86: case llvm::Triple::x86:
case llvm::Triple::x86_64: case llvm::Triple::x86_64:
case llvm::Triple::systemz: case llvm::Triple::systemz:
// These architectures report increment the PC after breakpoint is hit. // These architectures report increment the PC after breakpoint is hit.
return cantFail(GetSoftwareBreakpointTrapOpcode(0)).size(); return cantFail(GetSoftwareBreakpointTrapOpcode(0)).size();
case llvm::Triple::arm: case llvm::Triple::arm:
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
case llvm::Triple::mips64: case llvm::Triple::mips64:
case llvm::Triple::mips64el: case llvm::Triple::mips64el:
case llvm::Triple::mips: case llvm::Triple::mips:
case llvm::Triple::mipsel: case llvm::Triple::mipsel:
case llvm::Triple::ppc64le: case llvm::Triple::ppc64le:
// On these architectures the PC doesn't get updated for breakpoint hits. // On these architectures the PC doesn't get updated for breakpoint hits.
return 0; return 0;
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Host/macosx/objcxx/Host.mm

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
break; break;
#if defined(CPU_TYPE_ARM64) && defined(CPU_SUBTYPE_ARM64_ALL) #if defined(CPU_TYPE_ARM64) && defined(CPU_SUBTYPE_ARM64_ALL)
case CPU_TYPE_ARM64: case CPU_TYPE_ARM64:
sub = CPU_SUBTYPE_ARM64_ALL; sub = CPU_SUBTYPE_ARM64_ALL;
break; break;
#endif #endif
#if defined(CPU_TYPE_ARM64_32) && defined(CPU_SUBTYPE_ARM64_32_ALL)
case CPU_TYPE_ARM64_32:
sub = CPU_SUBTYPE_ARM64_32_ALL;
break;
#endif
case CPU_TYPE_ARM: { case CPU_TYPE_ARM: {
// Note that we fetched the cpu type from the PROCESS but we can't get a // Note that we fetched the cpu type from the PROCESS but we can't get a
// cpusubtype of the // cpusubtype of the
// process -- we can only get the host's cpu subtype. // process -- we can only get the host's cpu subtype.
uint32_t cpusubtype = 0; uint32_t cpusubtype = 0;
len = sizeof(cpusubtype); len = sizeof(cpusubtype);
if (::sysctlbyname("hw.cpusubtype", &cpusubtype, &len, NULL, 0) == 0) if (::sysctlbyname("hw.cpusubtype", &cpusubtype, &len, NULL, 0) == 0)
sub = cpusubtype; sub = cpusubtype;
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Host/macosx/objcxx/HostInfoMacOSX.mm

Show All 36 Lines
#include <AvailabilityMacros.h> #include <AvailabilityMacros.h>
#ifndef CPU_SUBTYPE_X86_64_H #ifndef CPU_SUBTYPE_X86_64_H
#define CPU_SUBTYPE_X86_64_H ((cpu_subtype_t)8) #define CPU_SUBTYPE_X86_64_H ((cpu_subtype_t)8)
#endif #endif
#ifndef CPU_TYPE_ARM64 #ifndef CPU_TYPE_ARM64
#define CPU_TYPE_ARM64 (CPU_TYPE_ARM | CPU_ARCH_ABI64) #define CPU_TYPE_ARM64 (CPU_TYPE_ARM | CPU_ARCH_ABI64)
#endif #endif
#ifndef CPU_TYPE_ARM64_32
#define CPU_ARCH_ABI64_32 0x02000000
#define (CPU_TYPE_ARM | CPU_ARCH_ABI64_32)
#endif
#include <TargetConditionals.h> // for TARGET_OS_TV, TARGET_OS_WATCH #include <TargetConditionals.h> // for TARGET_OS_TV, TARGET_OS_WATCH
using namespace lldb_private; using namespace lldb_private;
bool HostInfoMacOSX::GetOSBuildString(std::string &s) { bool HostInfoMacOSX::GetOSBuildString(std::string &s) {
int mib[2] = {CTL_KERN, KERN_OSVERSION}; int mib[2] = {CTL_KERN, KERN_OSVERSION};
char cstr[PATH_MAX]; char cstr[PATH_MAX];
size_t cstr_len = sizeof(cstr); size_t cstr_len = sizeof(cstr);
▲ Show 20 Lines • Show All 182 Lines • ▼ Show 20 Lines
cpusubtype32 = CPU_SUBTYPE_I386_ALL; cpusubtype32 = CPU_SUBTYPE_I386_ALL;
#elif defined(__arm__) || defined(__arm64__) || defined(__aarch64__) #elif defined(__arm__) || defined(__arm64__) || defined(__aarch64__)
if (cputype == CPU_TYPE_ARM || cputype == CPU_TYPE_ARM64) if (cputype == CPU_TYPE_ARM || cputype == CPU_TYPE_ARM64)
cpusubtype32 = CPU_SUBTYPE_ARM_V7S; cpusubtype32 = CPU_SUBTYPE_ARM_V7S;
#endif #endif
arch_32.SetArchitecture(eArchTypeMachO, cputype & ~(CPU_ARCH_MASK), arch_32.SetArchitecture(eArchTypeMachO, cputype & ~(CPU_ARCH_MASK),
cpusubtype32); cpusubtype32);
if (cputype == CPU_TYPE_ARM || cputype == CPU_TYPE_ARM64) { if (cputype == CPU_TYPE_ARM ||
cputype == CPU_TYPE_ARM64 ||
cputype == CPU_TYPE_ARM64_32) {
// When running on a watch or tv, report the host os correctly // When running on a watch or tv, report the host os correctly
#if defined(TARGET_OS_TV) && TARGET_OS_TV == 1 #if defined(TARGET_OS_TV) && TARGET_OS_TV == 1
arch_32.GetTriple().setOS(llvm::Triple::TvOS); arch_32.GetTriple().setOS(llvm::Triple::TvOS);
arch_64.GetTriple().setOS(llvm::Triple::TvOS); arch_64.GetTriple().setOS(llvm::Triple::TvOS);
#elif defined(TARGET_OS_BRIDGE) && TARGET_OS_BRIDGE == 1 #elif defined(TARGET_OS_BRIDGE) && TARGET_OS_BRIDGE == 1
arch_32.GetTriple().setOS(llvm::Triple::BridgeOS); arch_32.GetTriple().setOS(llvm::Triple::BridgeOS);
arch_64.GetTriple().setOS(llvm::Triple::BridgeOS); arch_64.GetTriple().setOS(llvm::Triple::BridgeOS);
#elif defined(TARGET_OS_WATCHOS) && TARGET_OS_WATCHOS == 1
arch_32.GetTriple().setOS(llvm::Triple::WatchOS);
arch_64.GetTriple().setOS(llvm::Triple::WatchOS);
#else #else
arch_32.GetTriple().setOS(llvm::Triple::IOS); arch_32.GetTriple().setOS(llvm::Triple::IOS);
arch_64.GetTriple().setOS(llvm::Triple::IOS); arch_64.GetTriple().setOS(llvm::Triple::IOS);
#endif #endif
} else { } else {
arch_32.GetTriple().setOS(llvm::Triple::MacOSX); arch_32.GetTriple().setOS(llvm::Triple::MacOSX);
arch_64.GetTriple().setOS(llvm::Triple::MacOSX); arch_64.GetTriple().setOS(llvm::Triple::MacOSX);
} }
Show All 12 Lines

lldb/source/Plugins/ABI/MacOSX-arm64/ABIMacOSX_arm64.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
// Static Functions // Static Functions
ABISP ABISP
ABIMacOSX_arm64::CreateInstance(ProcessSP process_sp, const ArchSpec &arch) { ABIMacOSX_arm64::CreateInstance(ProcessSP process_sp, const ArchSpec &arch) {
const llvm::Triple::ArchType arch_type = arch.GetTriple().getArch(); const llvm::Triple::ArchType arch_type = arch.GetTriple().getArch();
const llvm::Triple::VendorType vendor_type = arch.GetTriple().getVendor(); const llvm::Triple::VendorType vendor_type = arch.GetTriple().getVendor();
if (vendor_type == llvm::Triple::Apple) { if (vendor_type == llvm::Triple::Apple) {
if (arch_type == llvm::Triple::aarch64) { if (arch_type == llvm::Triple::aarch64 ||
arch_type == llvm::Triple::aarch64_32) {
return ABISP( return ABISP(
new ABIMacOSX_arm64(std::move(process_sp), MakeMCRegisterInfo(arch))); new ABIMacOSX_arm64(std::move(process_sp), MakeMCRegisterInfo(arch)));
} }
} }
return ABISP(); return ABISP();
} }
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Plugins/ABI/SysV-arm64/ABISysV_arm64.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
// Static Functions // Static Functions
ABISP ABISP
ABISysV_arm64::CreateInstance(lldb::ProcessSP process_sp, const ArchSpec &arch) { ABISysV_arm64::CreateInstance(lldb::ProcessSP process_sp, const ArchSpec &arch) {
const llvm::Triple::ArchType arch_type = arch.GetTriple().getArch(); const llvm::Triple::ArchType arch_type = arch.GetTriple().getArch();
const llvm::Triple::VendorType vendor_type = arch.GetTriple().getVendor(); const llvm::Triple::VendorType vendor_type = arch.GetTriple().getVendor();
if (vendor_type != llvm::Triple::Apple) { if (vendor_type != llvm::Triple::Apple) {
if (arch_type == llvm::Triple::aarch64) { if (arch_type == llvm::Triple::aarch64 ||
arch_type == llvm::Triple::aarch64_32) {
return ABISP( return ABISP(
new ABISysV_arm64(std::move(process_sp), MakeMCRegisterInfo(arch))); new ABISysV_arm64(std::move(process_sp), MakeMCRegisterInfo(arch)));
} }
} }
return ABISP(); return ABISP();
} }
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Plugins/Disassembler/llvm/DisassemblerLLVMC.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
if (arch_flags & ArchSpec::eMIPSAse_dsp) if (arch_flags & ArchSpec::eMIPSAse_dsp)
features_str += "+dsp,"; features_str += "+dsp,";
if (arch_flags & ArchSpec::eMIPSAse_dspr2) if (arch_flags & ArchSpec::eMIPSAse_dspr2)
features_str += "+dspr2,"; features_str += "+dspr2,";
} }
// If any AArch64 variant, enable the ARMv8.5 ISA with SVE extensions so we // If any AArch64 variant, enable the ARMv8.5 ISA with SVE extensions so we
// can disassemble newer instructions. // can disassemble newer instructions.
if (triple.getArch() == llvm::Triple::aarch64) if (triple.getArch() == llvm::Triple::aarch64 ||
triple.getArch() == llvm::Triple::aarch64_32)
features_str += "+v8.5a,+sve2"; features_str += "+v8.5a,+sve2";
if (triple.getArch() == llvm::Triple::aarch64 if ((triple.getArch() == llvm::Triple::aarch64 ||
triple.getArch() == llvm::Triple::aarch64_32)
&& triple.getVendor() == llvm::Triple::Apple) { && triple.getVendor() == llvm::Triple::Apple) {
cpu = "apple-latest"; cpu = "apple-latest";
} }
// We use m_disasm_up.get() to tell whether we are valid or not, so if this // We use m_disasm_up.get() to tell whether we are valid or not, so if this
// isn't good for some reason, we won't be valid and FindPlugin will fail and // isn't good for some reason, we won't be valid and FindPlugin will fail and
// we won't get used. // we won't get used.
m_disasm_up = MCDisasmInstance::Create(triple_str, cpu, features_str.c_str(), m_disasm_up = MCDisasmInstance::Create(triple_str, cpu, features_str.c_str(),
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Plugins/DynamicLoader/MacOSX-DYLD/DynamicLoaderMacOSXDYLD.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
Module *executable = m_process->GetTarget().GetExecutableModulePointer(); Module *executable = m_process->GetTarget().GetExecutableModulePointer();
if (executable) { if (executable) {
const ArchSpec &exe_arch = executable->GetArchitecture(); const ArchSpec &exe_arch = executable->GetArchitecture();
if (exe_arch.GetAddressByteSize() == 8) { if (exe_arch.GetAddressByteSize() == 8) {
ReadDYLDInfoFromMemoryAndSetNotificationCallback(0x7fff5fc00000ull); ReadDYLDInfoFromMemoryAndSetNotificationCallback(0x7fff5fc00000ull);
} else if (exe_arch.GetMachine() == llvm::Triple::arm || } else if (exe_arch.GetMachine() == llvm::Triple::arm ||
exe_arch.GetMachine() == llvm::Triple::thumb || exe_arch.GetMachine() == llvm::Triple::thumb ||
exe_arch.GetMachine() == llvm::Triple::aarch64) { exe_arch.GetMachine() == llvm::Triple::aarch64 ||
exe_arch.GetMachine() == llvm::Triple::aarch64_32) {
ReadDYLDInfoFromMemoryAndSetNotificationCallback(0x2fe00000); ReadDYLDInfoFromMemoryAndSetNotificationCallback(0x2fe00000);
} else { } else {
ReadDYLDInfoFromMemoryAndSetNotificationCallback(0x8fe00000); ReadDYLDInfoFromMemoryAndSetNotificationCallback(0x8fe00000);
} }
} }
return; return;
} }
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Plugins/ExpressionParser/Clang/ClangExpressionSourceCode.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
std::string &text, lldb::LanguageType wrapping_language, bool static_method, std::string &text, lldb::LanguageType wrapping_language, bool static_method,
ExecutionContext &exe_ctx, bool add_locals, bool force_add_all_locals, ExecutionContext &exe_ctx, bool add_locals, bool force_add_all_locals,
llvm::ArrayRef<std::string> modules) const { llvm::ArrayRef<std::string> modules) const {
const char *target_specific_defines = "typedef signed char BOOL;\n"; const char *target_specific_defines = "typedef signed char BOOL;\n";
std::string module_macros; std::string module_macros;
Target *target = exe_ctx.GetTargetPtr(); Target *target = exe_ctx.GetTargetPtr();
if (target) { if (target) {
if (target->GetArchitecture().GetMachine() == llvm::Triple::aarch64) { if (target->GetArchitecture().GetMachine() == llvm::Triple::aarch64 ||
target->GetArchitecture().GetMachine() == llvm::Triple::aarch64_32) {
target_specific_defines = "typedef bool BOOL;\n"; target_specific_defines = "typedef bool BOOL;\n";
} }
if (target->GetArchitecture().GetMachine() == llvm::Triple::x86_64) { if (target->GetArchitecture().GetMachine() == llvm::Triple::x86_64) {
if (lldb::PlatformSP platform_sp = target->GetPlatform()) { if (lldb::PlatformSP platform_sp = target->GetPlatform()) {
static ConstString g_platform_ios_simulator("ios-simulator"); static ConstString g_platform_ios_simulator("ios-simulator");
if (platform_sp->GetPluginName() == g_platform_ios_simulator) { if (platform_sp->GetPluginName() == g_platform_ios_simulator) {
target_specific_defines = "typedef bool BOOL;\n"; target_specific_defines = "typedef bool BOOL;\n";
} }
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Plugins/Instruction/ARM64/EmulateInstructionARM64.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
return "Emulate instructions for the ARM64 architecture."; return "Emulate instructions for the ARM64 architecture.";
} }
EmulateInstruction * EmulateInstruction *
EmulateInstructionARM64::CreateInstance(const ArchSpec &arch, EmulateInstructionARM64::CreateInstance(const ArchSpec &arch,
InstructionType inst_type) { InstructionType inst_type) {
if (EmulateInstructionARM64::SupportsEmulatingInstructionsOfTypeStatic( if (EmulateInstructionARM64::SupportsEmulatingInstructionsOfTypeStatic(
inst_type)) { inst_type)) {
if (arch.GetTriple().getArch() == llvm::Triple::aarch64) { if (arch.GetTriple().getArch() == llvm::Triple::aarch64 ||
arch.GetTriple().getArch() == llvm::Triple::aarch64_32) {
return new EmulateInstructionARM64(arch); return new EmulateInstructionARM64(arch);
} }
} }
return nullptr; return nullptr;
} }
bool EmulateInstructionARM64::SetTargetTriple(const ArchSpec &arch) { bool EmulateInstructionARM64::SetTargetTriple(const ArchSpec &arch) {
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
{ {
offset += 60; // This is the offset of pc in the GPR thread state offset += 60; // This is the offset of pc in the GPR thread state
// data structure. // data structure.
start_address = m_data.GetU32(&offset); start_address = m_data.GetU32(&offset);
done = true; done = true;
} }
break; break;
case llvm::MachO::CPU_TYPE_ARM64: case llvm::MachO::CPU_TYPE_ARM64:
case llvm::MachO::CPU_TYPE_ARM64_32:
if (flavor == 6) // ARM_THREAD_STATE64 from mach/arm/thread_status.h if (flavor == 6) // ARM_THREAD_STATE64 from mach/arm/thread_status.h
{ {
offset += 256; // This is the offset of pc in the GPR thread state offset += 256; // This is the offset of pc in the GPR thread state
// data structure. // data structure.
start_address = m_data.GetU64(&offset); start_address = m_data.GetU64(&offset);
done = true; done = true;
} }
break; break;
▲ Show 20 Lines • Show All 182 Lines • ▼ Show 20 Lines
m_thread_context_offsets.GetEntryAtIndex(idx); m_thread_context_offsets.GetEntryAtIndex(idx);
if (thread_context_file_range) { if (thread_context_file_range) {
DataExtractor data(m_data, thread_context_file_range->GetRangeBase(), DataExtractor data(m_data, thread_context_file_range->GetRangeBase(),
thread_context_file_range->GetByteSize()); thread_context_file_range->GetByteSize());
switch (m_header.cputype) { switch (m_header.cputype) {
case llvm::MachO::CPU_TYPE_ARM64: case llvm::MachO::CPU_TYPE_ARM64:
case llvm::MachO::CPU_TYPE_ARM64_32:
reg_ctx_sp = reg_ctx_sp =
std::make_shared<RegisterContextDarwin_arm64_Mach>(thread, data); std::make_shared<RegisterContextDarwin_arm64_Mach>(thread, data);
break; break;
case llvm::MachO::CPU_TYPE_ARM: case llvm::MachO::CPU_TYPE_ARM:
reg_ctx_sp = reg_ctx_sp =
std::make_shared<RegisterContextDarwin_arm_Mach>(thread, data); std::make_shared<RegisterContextDarwin_arm_Mach>(thread, data);
break; break;
▲ Show 20 Lines • Show All 182 Lines • ▼ Show 20 Lines
target_triple.getOS() == llvm::Triple::IOS || target_triple.getOS() == llvm::Triple::IOS ||
target_triple.getOS() == llvm::Triple::WatchOS || target_triple.getOS() == llvm::Triple::WatchOS ||
target_triple.getOS() == llvm::Triple::TvOS)) { target_triple.getOS() == llvm::Triple::TvOS)) {
// NEED_BRIDGEOS_TRIPLE target_triple.getOS() == llvm::Triple::BridgeOS)) // NEED_BRIDGEOS_TRIPLE target_triple.getOS() == llvm::Triple::BridgeOS))
// { // {
bool make_core = false; bool make_core = false;
switch (target_arch.GetMachine()) { switch (target_arch.GetMachine()) {
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
case llvm::Triple::arm: case llvm::Triple::arm:
case llvm::Triple::thumb: case llvm::Triple::thumb:
case llvm::Triple::x86: case llvm::Triple::x86:
case llvm::Triple::x86_64: case llvm::Triple::x86_64:
make_core = true; make_core = true;
break; break;
default: default:
error.SetErrorStringWithFormat("unsupported core architecture: %s", error.SetErrorStringWithFormat("unsupported core architecture: %s",
▲ Show 20 Lines • Show All 86 Lines • ▼ Show 20 Lines
LC_THREAD_data.SetAddressByteSize(addr_byte_size); LC_THREAD_data.SetAddressByteSize(addr_byte_size);
LC_THREAD_data.SetByteOrder(byte_order); LC_THREAD_data.SetByteOrder(byte_order);
} }
for (uint32_t thread_idx = 0; thread_idx < num_threads; ++thread_idx) { for (uint32_t thread_idx = 0; thread_idx < num_threads; ++thread_idx) {
ThreadSP thread_sp(thread_list.GetThreadAtIndex(thread_idx)); ThreadSP thread_sp(thread_list.GetThreadAtIndex(thread_idx));
if (thread_sp) { if (thread_sp) {
switch (mach_header.cputype) { switch (mach_header.cputype) {
case llvm::MachO::CPU_TYPE_ARM64: case llvm::MachO::CPU_TYPE_ARM64:
case llvm::MachO::CPU_TYPE_ARM64_32:
RegisterContextDarwin_arm64_Mach::Create_LC_THREAD( RegisterContextDarwin_arm64_Mach::Create_LC_THREAD(
thread_sp.get(), LC_THREAD_datas[thread_idx]); thread_sp.get(), LC_THREAD_datas[thread_idx]);
break; break;
case llvm::MachO::CPU_TYPE_ARM: case llvm::MachO::CPU_TYPE_ARM:
RegisterContextDarwin_arm_Mach::Create_LC_THREAD( RegisterContextDarwin_arm_Mach::Create_LC_THREAD(
thread_sp.get(), LC_THREAD_datas[thread_idx]); thread_sp.get(), LC_THREAD_datas[thread_idx]);
break; break;
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Plugins/Platform/MacOSX/PlatformDarwin.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
PlatformDarwin::GetSoftwareBreakpointTrapOpcode(Target &target, PlatformDarwin::GetSoftwareBreakpointTrapOpcode(Target &target,
BreakpointSite *bp_site) { BreakpointSite *bp_site) {
const uint8_t *trap_opcode = nullptr; const uint8_t *trap_opcode = nullptr;
uint32_t trap_opcode_size = 0; uint32_t trap_opcode_size = 0;
bool bp_is_thumb = false; bool bp_is_thumb = false;
llvm::Triple::ArchType machine = target.GetArchitecture().GetMachine(); llvm::Triple::ArchType machine = target.GetArchitecture().GetMachine();
switch (machine) { switch (machine) {
case llvm::Triple::aarch64_32:
case llvm::Triple::aarch64: { case llvm::Triple::aarch64: {
// TODO: fix this with actual darwin breakpoint opcode for arm64. // 'brk #0' or 0xd4200000 in BE byte order
// right now debugging uses the Z packets with GDB remote so this is not static const uint8_t g_arm64_breakpoint_opcode[] = {0x00, 0x00, 0x20, 0xD4};
// needed, but the size needs to be correct...
static const uint8_t g_arm64_breakpoint_opcode[] = {0xFE, 0xDE, 0xFF, 0xE7};
trap_opcode = g_arm64_breakpoint_opcode; trap_opcode = g_arm64_breakpoint_opcode;
trap_opcode_size = sizeof(g_arm64_breakpoint_opcode); trap_opcode_size = sizeof(g_arm64_breakpoint_opcode);
} break; } break;
case llvm::Triple::thumb: case llvm::Triple::thumb:
bp_is_thumb = true; bp_is_thumb = true;
LLVM_FALLTHROUGH; LLVM_FALLTHROUGH;
case llvm::Triple::arm: { case llvm::Triple::arm: {
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Plugins/Platform/MacOSX/PlatformRemoteAppleWatch.cpp

Show First 20 Lines • Show All 69 Lines • ▼ Show 20 Lines LLDB_LOGF(log, "PlatformRemoteAppleWatch::%s(force=%s, arch={%s,%s})",
__FUNCTION__, force ? "true" : "false", arch_name, triple_cstr); __FUNCTION__, force ? "true" : "false", arch_name, triple_cstr);
} }
bool create = force; bool create = force;
if (!create && arch && arch->IsValid()) { if (!create && arch && arch->IsValid()) {
switch (arch->GetMachine()) { switch (arch->GetMachine()) {
case llvm::Triple::arm: case llvm::Triple::arm:
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
case llvm::Triple::thumb: { case llvm::Triple::thumb: {
const llvm::Triple &triple = arch->GetTriple(); const llvm::Triple &triple = arch->GetTriple();
llvm::Triple::VendorType vendor = triple.getVendor(); llvm::Triple::VendorType vendor = triple.getVendor();
switch (vendor) { switch (vendor) {
case llvm::Triple::Apple: case llvm::Triple::Apple:
create = true; create = true;
break; break;
▲ Show 20 Lines • Show All 85 Lines • ▼ Show 20 Lines case 4:
arch.SetTriple("thumbv7k-apple-watchos"); arch.SetTriple("thumbv7k-apple-watchos");
return true; return true;
case 5: case 5:
arch.SetTriple("thumbv7-apple-watchos"); arch.SetTriple("thumbv7-apple-watchos");
return true; return true;
case 6: case 6:
arch.SetTriple("thumbv7s-apple-watchos"); arch.SetTriple("thumbv7s-apple-watchos");
return true; return true;
case 7:
arch.SetTriple("arm64_32-apple-watchos");
return true;
default: default:
break; break;
} }
break; break;
case ArchSpec::eCore_arm_arm64: case ArchSpec::eCore_arm_arm64:
switch (idx) { switch (idx) {
case 0: case 0:
Show All 12 Lines case 4:
arch.SetTriple("thumbv7k-apple-watchos"); arch.SetTriple("thumbv7k-apple-watchos");
return true; return true;
case 5: case 5:
arch.SetTriple("thumbv7-apple-watchos"); arch.SetTriple("thumbv7-apple-watchos");
return true; return true;
case 6: case 6:
arch.SetTriple("thumbv7s-apple-watchos"); arch.SetTriple("thumbv7s-apple-watchos");
return true; return true;
case 7:
arch.SetTriple("arm64_32-apple-watchos");
return true;
default: default:
break; break;
} }
break; break;
case ArchSpec::eCore_arm_armv7k: case ArchSpec::eCore_arm_armv7k:
switch (idx) { switch (idx) {
case 0: case 0:
Show All 9 Lines case 3:
arch.SetTriple("thumbv7k-apple-watchos"); arch.SetTriple("thumbv7k-apple-watchos");
return true; return true;
case 4: case 4:
arch.SetTriple("thumbv7-apple-watchos"); arch.SetTriple("thumbv7-apple-watchos");
return true; return true;
case 5: case 5:
arch.SetTriple("thumbv7s-apple-watchos"); arch.SetTriple("thumbv7s-apple-watchos");
return true; return true;
case 6:
arch.SetTriple("arm64_32-apple-watchos");
return true;
default: default:
break; break;
} }
break; break;
case ArchSpec::eCore_arm_armv7s: case ArchSpec::eCore_arm_armv7s:
switch (idx) { switch (idx) {
case 0: case 0:
Show All 9 Lines case 3:
arch.SetTriple("thumbv7k-apple-watchos"); arch.SetTriple("thumbv7k-apple-watchos");
return true; return true;
case 4: case 4:
arch.SetTriple("thumbv7-apple-watchos"); arch.SetTriple("thumbv7-apple-watchos");
return true; return true;
case 5: case 5:
arch.SetTriple("thumbv7s-apple-watchos"); arch.SetTriple("thumbv7s-apple-watchos");
return true; return true;
case 6:
arch.SetTriple("arm64_32-apple-watchos");
return true;
default: default:
break; break;
} }
break; break;
case ArchSpec::eCore_arm_armv7: case ArchSpec::eCore_arm_armv7:
switch (idx) { switch (idx) {
case 0: case 0:
arch.SetTriple("armv7-apple-watchos"); arch.SetTriple("armv7-apple-watchos");
return true; return true;
case 1: case 1:
arch.SetTriple("armv7k-apple-watchos"); arch.SetTriple("armv7k-apple-watchos");
return true; return true;
case 2: case 2:
arch.SetTriple("thumbv7k-apple-watchos"); arch.SetTriple("thumbv7k-apple-watchos");
return true; return true;
case 3: case 3:
arch.SetTriple("thumbv7-apple-watchos"); arch.SetTriple("thumbv7-apple-watchos");
return true; return true;
case 4:
arch.SetTriple("arm64_32-apple-watchos");
return true;
default: default:
break; break;
} }
break; break;
} }
arch.Clear(); arch.Clear();
return false; return false;
} }
Show All 11 Lines

lldb/source/Plugins/Process/Utility/DynamicRegisterInfo.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
generic_regs_specified = true; generic_regs_specified = true;
break; break;
} }
} }
if (!generic_regs_specified) { if (!generic_regs_specified) {
switch (arch.GetMachine()) { switch (arch.GetMachine()) {
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
case llvm::Triple::aarch64_be: case llvm::Triple::aarch64_be:
for (auto &reg : m_regs) { for (auto &reg : m_regs) {
if (strcmp(reg.name, "pc") == 0) if (strcmp(reg.name, "pc") == 0)
reg.kinds[eRegisterKindGeneric] = LLDB_REGNUM_GENERIC_PC; reg.kinds[eRegisterKindGeneric] = LLDB_REGNUM_GENERIC_PC;
else if ((strcmp(reg.name, "fp") == 0) || else if ((strcmp(reg.name, "fp") == 0) ||
(strcmp(reg.name, "x29") == 0)) (strcmp(reg.name, "x29") == 0))
reg.kinds[eRegisterKindGeneric] = LLDB_REGNUM_GENERIC_FP; reg.kinds[eRegisterKindGeneric] = LLDB_REGNUM_GENERIC_FP;
else if ((strcmp(reg.name, "lr") == 0) || else if ((strcmp(reg.name, "lr") == 0) ||
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Plugins/Process/Utility/RegisterContextPOSIX_arm64.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
RegisterContextPOSIX_arm64::RegisterContextPOSIX_arm64( RegisterContextPOSIX_arm64::RegisterContextPOSIX_arm64(
lldb_private::Thread &thread, uint32_t concrete_frame_idx, lldb_private::Thread &thread, uint32_t concrete_frame_idx,
lldb_private::RegisterInfoInterface *register_info) lldb_private::RegisterInfoInterface *register_info)
: lldb_private::RegisterContext(thread, concrete_frame_idx) { : lldb_private::RegisterContext(thread, concrete_frame_idx) {
m_register_info_up.reset(register_info); m_register_info_up.reset(register_info);
switch (register_info->m_target_arch.GetMachine()) { switch (register_info->m_target_arch.GetMachine()) {
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
m_reg_info.num_registers = k_num_registers_arm64; m_reg_info.num_registers = k_num_registers_arm64;
m_reg_info.num_gpr_registers = k_num_gpr_registers_arm64; m_reg_info.num_gpr_registers = k_num_gpr_registers_arm64;
m_reg_info.num_fpr_registers = k_num_fpr_registers_arm64; m_reg_info.num_fpr_registers = k_num_fpr_registers_arm64;
m_reg_info.last_gpr = k_last_gpr_arm64; m_reg_info.last_gpr = k_last_gpr_arm64;
m_reg_info.first_fpr = k_first_fpr_arm64; m_reg_info.first_fpr = k_first_fpr_arm64;
m_reg_info.last_fpr = k_last_fpr_arm64; m_reg_info.last_fpr = k_last_fpr_arm64;
m_reg_info.first_fpr_v = fpu_v0_arm64; m_reg_info.first_fpr_v = fpu_v0_arm64;
m_reg_info.last_fpr_v = fpu_v31_arm64; m_reg_info.last_fpr_v = fpu_v31_arm64;
▲ Show 20 Lines • Show All 59 Lines • ▼ Show 20 Lines
return sets; return sets;
} }
const lldb_private::RegisterSet * const lldb_private::RegisterSet *
RegisterContextPOSIX_arm64::GetRegisterSet(size_t set) { RegisterContextPOSIX_arm64::GetRegisterSet(size_t set) {
if (IsRegisterSetAvailable(set)) { if (IsRegisterSetAvailable(set)) {
switch (m_register_info_up->m_target_arch.GetMachine()) { switch (m_register_info_up->m_target_arch.GetMachine()) {
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
return &g_reg_sets_arm64[set]; return &g_reg_sets_arm64[set];
default: default:
assert(false && "Unhandled target architecture."); assert(false && "Unhandled target architecture.");
return nullptr; return nullptr;
} }
} }
return nullptr; return nullptr;
} }
Show All 38 Lines

lldb/source/Plugins/Process/Utility/RegisterInfoPOSIX_arm64.cpp

Show First 20 Lines • Show All 51 Lines • ▼ Show 20 Lines
#define DECLARE_REGISTER_INFOS_ARM64_STRUCT #define DECLARE_REGISTER_INFOS_ARM64_STRUCT
#include "RegisterInfos_arm64.h" #include "RegisterInfos_arm64.h"
#undef DECLARE_REGISTER_INFOS_ARM64_STRUCT #undef DECLARE_REGISTER_INFOS_ARM64_STRUCT
static const lldb_private::RegisterInfo * static const lldb_private::RegisterInfo *
GetRegisterInfoPtr(const lldb_private::ArchSpec &target_arch) { GetRegisterInfoPtr(const lldb_private::ArchSpec &target_arch) {
switch (target_arch.GetMachine()) { switch (target_arch.GetMachine()) {
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
return g_register_infos_arm64_le; return g_register_infos_arm64_le;
default: default:
assert(false && "Unhandled target architecture."); assert(false && "Unhandled target architecture.");
return nullptr; return nullptr;
} }
} }
static uint32_t static uint32_t
GetRegisterInfoCount(const lldb_private::ArchSpec &target_arch) { GetRegisterInfoCount(const lldb_private::ArchSpec &target_arch) {
switch (target_arch.GetMachine()) { switch (target_arch.GetMachine()) {
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
return static_cast<uint32_t>(sizeof(g_register_infos_arm64_le) / return static_cast<uint32_t>(sizeof(g_register_infos_arm64_le) /
sizeof(g_register_infos_arm64_le[0])); sizeof(g_register_infos_arm64_le[0]));
default: default:
assert(false && "Unhandled target architecture."); assert(false && "Unhandled target architecture.");
return 0; return 0;
} }
} }
Show All 18 Lines

lldb/source/Plugins/Process/Utility/StopInfoMachException.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
// as indicating a breakpoint until the // as indicating a breakpoint until the
// kernel is fixed // kernel is fixed
{ {
is_actual_breakpoint = true; is_actual_breakpoint = true;
is_trace_if_actual_breakpoint_missing = true; is_trace_if_actual_breakpoint_missing = true;
} }
break; break;
case llvm::Triple::aarch64_32:
case llvm::Triple::aarch64: { case llvm::Triple::aarch64: {
if (exc_code == 1 && exc_sub_code == 0) // EXC_ARM_BREAKPOINT if (exc_code == 1 && exc_sub_code == 0) // EXC_ARM_BREAKPOINT
{ {
// This is hit when we single instruction step aka MDSCR_EL1 SS bit 0 // This is hit when we single instruction step aka MDSCR_EL1 SS bit 0
// is set // is set
is_actual_breakpoint = false; is_actual_breakpoint = false;
is_trace_if_actual_breakpoint_missing = true; is_trace_if_actual_breakpoint_missing = true;
} }
▲ Show 20 Lines • Show All 85 Lines • Show Last 20 Lines

lldb/source/Plugins/Process/gdb-remote/GDBRemoteCommunicationClient.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
} }
m_host_arch.SetTriple(triple.c_str()); m_host_arch.SetTriple(triple.c_str());
llvm::Triple &host_triple = m_host_arch.GetTriple(); llvm::Triple &host_triple = m_host_arch.GetTriple();
if (host_triple.getVendor() == llvm::Triple::Apple && if (host_triple.getVendor() == llvm::Triple::Apple &&
host_triple.getOS() == llvm::Triple::Darwin) { host_triple.getOS() == llvm::Triple::Darwin) {
switch (m_host_arch.GetMachine()) { switch (m_host_arch.GetMachine()) {
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
case llvm::Triple::arm: case llvm::Triple::arm:
case llvm::Triple::thumb: case llvm::Triple::thumb:
host_triple.setOS(llvm::Triple::IOS); host_triple.setOS(llvm::Triple::IOS);
break; break;
default: default:
host_triple.setOS(llvm::Triple::MacOSX); host_triple.setOS(llvm::Triple::MacOSX);
break; break;
} }
▲ Show 20 Lines • Show All 182 Lines • ▼ Show 20 Lines
// Some targets have issues with g/G packets and we need to avoid using them // Some targets have issues with g/G packets and we need to avoid using them
if (m_avoid_g_packets == eLazyBoolCalculate) { if (m_avoid_g_packets == eLazyBoolCalculate) {
if (process) { if (process) {
m_avoid_g_packets = eLazyBoolNo; m_avoid_g_packets = eLazyBoolNo;
const ArchSpec &arch = process->GetTarget().GetArchitecture(); const ArchSpec &arch = process->GetTarget().GetArchitecture();
if (arch.IsValid() && if (arch.IsValid() &&
arch.GetTriple().getVendor() == llvm::Triple::Apple && arch.GetTriple().getVendor() == llvm::Triple::Apple &&
arch.GetTriple().getOS() == llvm::Triple::IOS && arch.GetTriple().getOS() == llvm::Triple::IOS &&
arch.GetTriple().getArch() == llvm::Triple::aarch64) { (arch.GetTriple().getArch() == llvm::Triple::aarch64 ||
arch.GetTriple().getArch() == llvm::Triple::aarch64_32)) {
m_avoid_g_packets = eLazyBoolYes; m_avoid_g_packets = eLazyBoolYes;
uint32_t gdb_server_version = GetGDBServerProgramVersion(); uint32_t gdb_server_version = GetGDBServerProgramVersion();
if (gdb_server_version != 0) { if (gdb_server_version != 0) {
const char *gdb_server_name = GetGDBServerProgramName(); const char *gdb_server_name = GetGDBServerProgramName();
if (gdb_server_name && strcmp(gdb_server_name, "debugserver") == 0) { if (gdb_server_name && strcmp(gdb_server_name, "debugserver") == 0) {
if (gdb_server_version >= 310) if (gdb_server_version >= 310)
m_avoid_g_packets = eLazyBoolNo; m_avoid_g_packets = eLazyBoolNo;
} }
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Plugins/Process/gdb-remote/GDBRemoteCommunicationServerCommon.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
response.PutCString("watchpoint_exceptions_received:before;"); response.PutCString("watchpoint_exceptions_received:before;");
} else { } else {
response.PutCString("ostype:macosx;"); response.PutCString("ostype:macosx;");
response.Printf("watchpoint_exceptions_received:after;"); response.Printf("watchpoint_exceptions_received:after;");
} }
#else #else
if (host_arch.GetMachine() == llvm::Triple::aarch64 || if (host_arch.GetMachine() == llvm::Triple::aarch64 ||
host_arch.GetMachine() == llvm::Triple::aarch64_32 ||
host_arch.GetMachine() == llvm::Triple::aarch64_be || host_arch.GetMachine() == llvm::Triple::aarch64_be ||
host_arch.GetMachine() == llvm::Triple::arm || host_arch.GetMachine() == llvm::Triple::arm ||
host_arch.GetMachine() == llvm::Triple::armeb || host_arch.IsMIPS()) host_arch.GetMachine() == llvm::Triple::armeb || host_arch.IsMIPS())
response.Printf("watchpoint_exceptions_received:before;"); response.Printf("watchpoint_exceptions_received:before;");
else else
response.Printf("watchpoint_exceptions_received:after;"); response.Printf("watchpoint_exceptions_received:after;");
#endif #endif
▲ Show 20 Lines • Show All 182 Lines • ▼ Show 20 Lines
#endif #endif
std::string ostype = proc_triple.getOSName(); std::string ostype = proc_triple.getOSName();
// Adjust so ostype reports ios for Apple/ARM and Apple/ARM64. // Adjust so ostype reports ios for Apple/ARM and Apple/ARM64.
if (proc_triple.getVendor() == llvm::Triple::Apple) { if (proc_triple.getVendor() == llvm::Triple::Apple) {
switch (proc_triple.getArch()) { switch (proc_triple.getArch()) {
case llvm::Triple::arm: case llvm::Triple::arm:
case llvm::Triple::thumb: case llvm::Triple::thumb:
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
ostype = "ios"; ostype = "ios";
break; break;
default: default:
// No change. // No change.
break; break;
} }
} }
response.Printf("ostype:%s;", ostype.c_str()); response.Printf("ostype:%s;", ostype.c_str());
▲ Show 20 Lines • Show All 58 Lines • Show Last 20 Lines

lldb/source/Plugins/Process/gdb-remote/GDBRemoteRegisterContext.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
// For the use_g_packet == false case, we're going to write each register // For the use_g_packet == false case, we're going to write each register
// individually. The data buffer is binary data in this case, instead of // individually. The data buffer is binary data in this case, instead of
// ascii characters. // ascii characters.
bool arm64_debugserver = false; bool arm64_debugserver = false;
if (m_thread.GetProcess().get()) { if (m_thread.GetProcess().get()) {
const ArchSpec &arch = const ArchSpec &arch =
m_thread.GetProcess()->GetTarget().GetArchitecture(); m_thread.GetProcess()->GetTarget().GetArchitecture();
if (arch.IsValid() && arch.GetMachine() == llvm::Triple::aarch64 && if (arch.IsValid() &&
(arch.GetMachine() == llvm::Triple::aarch64 ||
arch.GetMachine() == llvm::Triple::aarch64_32) &&
arch.GetTriple().getVendor() == llvm::Triple::Apple && arch.GetTriple().getVendor() == llvm::Triple::Apple &&
arch.GetTriple().getOS() == llvm::Triple::IOS) { arch.GetTriple().getOS() == llvm::Triple::IOS) {
arm64_debugserver = true; arm64_debugserver = true;
} }
} }
uint32_t num_restored = 0; uint32_t num_restored = 0;
const RegisterInfo *reg_info; const RegisterInfo *reg_info;
for (uint32_t i = 0; (reg_info = GetRegisterInfoAtIndex(i)) != nullptr; for (uint32_t i = 0; (reg_info = GetRegisterInfoAtIndex(i)) != nullptr;
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Symbol/ClangASTContext.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
if (arch.IsValid()) { if (arch.IsValid()) {
ArchSpec fixed_arch = arch; ArchSpec fixed_arch = arch;
// LLVM wants this to be set to iOS or MacOSX; if we're working on // LLVM wants this to be set to iOS or MacOSX; if we're working on
// a bare-boards type image, change the triple for llvm's benefit. // a bare-boards type image, change the triple for llvm's benefit.
if (fixed_arch.GetTriple().getVendor() == llvm::Triple::Apple && if (fixed_arch.GetTriple().getVendor() == llvm::Triple::Apple &&
fixed_arch.GetTriple().getOS() == llvm::Triple::UnknownOS) { fixed_arch.GetTriple().getOS() == llvm::Triple::UnknownOS) {
if (fixed_arch.GetTriple().getArch() == llvm::Triple::arm || if (fixed_arch.GetTriple().getArch() == llvm::Triple::arm ||
fixed_arch.GetTriple().getArch() == llvm::Triple::aarch64 || fixed_arch.GetTriple().getArch() == llvm::Triple::aarch64 ||
fixed_arch.GetTriple().getArch() == llvm::Triple::aarch64_32 ||
fixed_arch.GetTriple().getArch() == llvm::Triple::thumb) { fixed_arch.GetTriple().getArch() == llvm::Triple::thumb) {
fixed_arch.GetTriple().setOS(llvm::Triple::IOS); fixed_arch.GetTriple().setOS(llvm::Triple::IOS);
} else { } else {
fixed_arch.GetTriple().setOS(llvm::Triple::MacOSX); fixed_arch.GetTriple().setOS(llvm::Triple::MacOSX);
} }
} }
if (module) { if (module) {
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Symbol/CompactUnwindInfo.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
unwind_plan.SetPlanValidAddressRange(func_range); unwind_plan.SetPlanValidAddressRange(func_range);
} }
} }
if (arch.GetTriple().getArch() == llvm::Triple::x86_64) { if (arch.GetTriple().getArch() == llvm::Triple::x86_64) {
return CreateUnwindPlan_x86_64(target, function_info, unwind_plan, return CreateUnwindPlan_x86_64(target, function_info, unwind_plan,
addr); addr);
} }
if (arch.GetTriple().getArch() == llvm::Triple::aarch64) { if (arch.GetTriple().getArch() == llvm::Triple::aarch64 ||
arch.GetTriple().getArch() == llvm::Triple::aarch64_32) {
return CreateUnwindPlan_arm64(target, function_info, unwind_plan, addr); return CreateUnwindPlan_arm64(target, function_info, unwind_plan, addr);
} }
if (arch.GetTriple().getArch() == llvm::Triple::x86) { if (arch.GetTriple().getArch() == llvm::Triple::x86) {
return CreateUnwindPlan_i386(target, function_info, unwind_plan, addr); return CreateUnwindPlan_i386(target, function_info, unwind_plan, addr);
} }
if (arch.GetTriple().getArch() == llvm::Triple::arm || if (arch.GetTriple().getArch() == llvm::Triple::arm ||
arch.GetTriple().getArch() == llvm::Triple::thumb) { arch.GetTriple().getArch() == llvm::Triple::thumb) {
return CreateUnwindPlan_armv7(target, function_info, unwind_plan, addr); return CreateUnwindPlan_armv7(target, function_info, unwind_plan, addr);
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Target/Platform.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
size_t Platform::GetSoftwareBreakpointTrapOpcode(Target &target, size_t Platform::GetSoftwareBreakpointTrapOpcode(Target &target,
BreakpointSite *bp_site) { BreakpointSite *bp_site) {
ArchSpec arch = target.GetArchitecture(); ArchSpec arch = target.GetArchitecture();
const uint8_t *trap_opcode = nullptr; const uint8_t *trap_opcode = nullptr;
size_t trap_opcode_size = 0; size_t trap_opcode_size = 0;
switch (arch.GetMachine()) { switch (arch.GetMachine()) {
case llvm::Triple::aarch64_32:
case llvm::Triple::aarch64: { case llvm::Triple::aarch64: {
static const uint8_t g_aarch64_opcode[] = {0x00, 0x00, 0x20, 0xd4}; static const uint8_t g_aarch64_opcode[] = {0x00, 0x00, 0x20, 0xd4};
trap_opcode = g_aarch64_opcode; trap_opcode = g_aarch64_opcode;
trap_opcode_size = sizeof(g_aarch64_opcode); trap_opcode_size = sizeof(g_aarch64_opcode);
} break; } break;
// TODO: support big-endian arm and thumb trap codes. // TODO: support big-endian arm and thumb trap codes.
case llvm::Triple::arm: { case llvm::Triple::arm: {
▲ Show 20 Lines • Show All 81 Lines • Show Last 20 Lines

lldb/source/Target/Thread.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
if (!m_unwinder_up) { if (!m_unwinder_up) {
const ArchSpec target_arch(CalculateTarget()->GetArchitecture()); const ArchSpec target_arch(CalculateTarget()->GetArchitecture());
const llvm::Triple::ArchType machine = target_arch.GetMachine(); const llvm::Triple::ArchType machine = target_arch.GetMachine();
switch (machine) { switch (machine) {
case llvm::Triple::x86_64: case llvm::Triple::x86_64:
case llvm::Triple::x86: case llvm::Triple::x86:
case llvm::Triple::arm: case llvm::Triple::arm:
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
case llvm::Triple::thumb: case llvm::Triple::thumb:
case llvm::Triple::mips: case llvm::Triple::mips:
case llvm::Triple::mipsel: case llvm::Triple::mipsel:
case llvm::Triple::mips64: case llvm::Triple::mips64:
case llvm::Triple::mips64el: case llvm::Triple::mips64el:
case llvm::Triple::ppc: case llvm::Triple::ppc:
case llvm::Triple::ppc64: case llvm::Triple::ppc64:
case llvm::Triple::ppc64le: case llvm::Triple::ppc64le:
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/source/Utility/ArchSpec.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
{eByteOrderLittle, 4, 2, 4, llvm::Triple::thumb, ArchSpec::eCore_thumbv7m, {eByteOrderLittle, 4, 2, 4, llvm::Triple::thumb, ArchSpec::eCore_thumbv7m,
"thumbv7m"}, "thumbv7m"},
{eByteOrderLittle, 4, 2, 4, llvm::Triple::thumb, ArchSpec::eCore_thumbv7em, {eByteOrderLittle, 4, 2, 4, llvm::Triple::thumb, ArchSpec::eCore_thumbv7em,
"thumbv7em"}, "thumbv7em"},
{eByteOrderLittle, 8, 4, 4, llvm::Triple::aarch64, {eByteOrderLittle, 8, 4, 4, llvm::Triple::aarch64,
ArchSpec::eCore_arm_arm64, "arm64"}, ArchSpec::eCore_arm_arm64, "arm64"},
{eByteOrderLittle, 8, 4, 4, llvm::Triple::aarch64, {eByteOrderLittle, 8, 4, 4, llvm::Triple::aarch64,
ArchSpec::eCore_arm_armv8, "armv8"}, ArchSpec::eCore_arm_armv8, "armv8"},
{eByteOrderLittle, 4, 4, 4, llvm::Triple::aarch64_32,
ArchSpec::eCore_arm_arm64_32, "arm64_32"},
{eByteOrderLittle, 8, 4, 4, llvm::Triple::aarch64, {eByteOrderLittle, 8, 4, 4, llvm::Triple::aarch64,
ArchSpec::eCore_arm_aarch64, "aarch64"}, ArchSpec::eCore_arm_aarch64, "aarch64"},
// mips32, mips32r2, mips32r3, mips32r5, mips32r6 // mips32, mips32r2, mips32r3, mips32r5, mips32r6
{eByteOrderBig, 4, 2, 4, llvm::Triple::mips, ArchSpec::eCore_mips32, {eByteOrderBig, 4, 2, 4, llvm::Triple::mips, ArchSpec::eCore_mips32,
"mips"}, "mips"},
{eByteOrderBig, 4, 2, 4, llvm::Triple::mips, ArchSpec::eCore_mips32r2, {eByteOrderBig, 4, 2, 4, llvm::Triple::mips, ArchSpec::eCore_mips32r2,
"mipsr2"}, "mipsr2"},
▲ Show 20 Lines • Show All 179 Lines • ▼ Show 20 Lines
{ArchSpec::eCore_arm_armv7em, llvm::MachO::CPU_TYPE_ARM, 16, UINT32_MAX, {ArchSpec::eCore_arm_armv7em, llvm::MachO::CPU_TYPE_ARM, 16, UINT32_MAX,
SUBTYPE_MASK}, SUBTYPE_MASK},
{ArchSpec::eCore_arm_arm64, llvm::MachO::CPU_TYPE_ARM64, 1, UINT32_MAX, {ArchSpec::eCore_arm_arm64, llvm::MachO::CPU_TYPE_ARM64, 1, UINT32_MAX,
SUBTYPE_MASK}, SUBTYPE_MASK},
{ArchSpec::eCore_arm_arm64, llvm::MachO::CPU_TYPE_ARM64, 0, UINT32_MAX, {ArchSpec::eCore_arm_arm64, llvm::MachO::CPU_TYPE_ARM64, 0, UINT32_MAX,
SUBTYPE_MASK}, SUBTYPE_MASK},
{ArchSpec::eCore_arm_arm64, llvm::MachO::CPU_TYPE_ARM64, 13, UINT32_MAX, {ArchSpec::eCore_arm_arm64, llvm::MachO::CPU_TYPE_ARM64, 13, UINT32_MAX,
SUBTYPE_MASK}, SUBTYPE_MASK},
{ArchSpec::eCore_arm_arm64_32, llvm::MachO::CPU_TYPE_ARM64_32, 0,
UINT32_MAX, SUBTYPE_MASK},
{ArchSpec::eCore_arm_arm64_32, llvm::MachO::CPU_TYPE_ARM64_32, 1,
UINT32_MAX, SUBTYPE_MASK},
{ArchSpec::eCore_arm_arm64, llvm::MachO::CPU_TYPE_ARM64, CPU_ANY, {ArchSpec::eCore_arm_arm64, llvm::MachO::CPU_TYPE_ARM64, CPU_ANY,
UINT32_MAX, SUBTYPE_MASK}, UINT32_MAX, SUBTYPE_MASK},
{ArchSpec::eCore_thumb, llvm::MachO::CPU_TYPE_ARM, 0, UINT32_MAX, {ArchSpec::eCore_thumb, llvm::MachO::CPU_TYPE_ARM, 0, UINT32_MAX,
SUBTYPE_MASK}, SUBTYPE_MASK},
{ArchSpec::eCore_thumbv4t, llvm::MachO::CPU_TYPE_ARM, 5, UINT32_MAX, {ArchSpec::eCore_thumbv4t, llvm::MachO::CPU_TYPE_ARM, 5, UINT32_MAX,
SUBTYPE_MASK}, SUBTYPE_MASK},
{ArchSpec::eCore_thumbv5, llvm::MachO::CPU_TYPE_ARM, 7, UINT32_MAX, {ArchSpec::eCore_thumbv5, llvm::MachO::CPU_TYPE_ARM, 7, UINT32_MAX,
SUBTYPE_MASK}, SUBTYPE_MASK},
▲ Show 20 Lines • Show All 182 Lines • ▼ Show 20 Lines
} }
bool ArchSpec::CharIsSignedByDefault() const { bool ArchSpec::CharIsSignedByDefault() const {
switch (m_triple.getArch()) { switch (m_triple.getArch()) {
default: default:
return true; return true;
case llvm::Triple::aarch64: case llvm::Triple::aarch64:
case llvm::Triple::aarch64_32:
case llvm::Triple::aarch64_be: case llvm::Triple::aarch64_be:
case llvm::Triple::arm: case llvm::Triple::arm:
case llvm::Triple::armeb: case llvm::Triple::armeb:
case llvm::Triple::thumb: case llvm::Triple::thumb:
case llvm::Triple::thumbeb: case llvm::Triple::thumbeb:
return m_triple.isOSDarwin() || m_triple.isOSWindows(); return m_triple.isOSDarwin() || m_triple.isOSWindows();
case llvm::Triple::ppc: case llvm::Triple::ppc:
▲ Show 20 Lines • Show All 182 Lines • ▼ Show 20 Lines
break; break;
case ArchSpec::eCore_arm_armv8: case ArchSpec::eCore_arm_armv8:
if (!enforce_exact_match) { if (!enforce_exact_match) {
if (core2 == ArchSpec::eCore_arm_arm64) if (core2 == ArchSpec::eCore_arm_arm64)
return true; return true;
if (core2 == ArchSpec::eCore_arm_aarch64) if (core2 == ArchSpec::eCore_arm_aarch64)
return true; return true;
if (core2 == ArchSpec::eCore_arm_arm64_32)
return true;
try_inverse = false; try_inverse = false;
} }
break; break;
case ArchSpec::eCore_arm_aarch64: case ArchSpec::eCore_arm_aarch64:
if (!enforce_exact_match) { if (!enforce_exact_match) {
if (core2 == ArchSpec::eCore_arm_arm64) if (core2 == ArchSpec::eCore_arm_arm64)
return true; return true;
if (core2 == ArchSpec::eCore_arm_armv8) if (core2 == ArchSpec::eCore_arm_armv8)
return true; return true;
if (core2 == ArchSpec::eCore_arm_arm64_32)
return true;
try_inverse = false; try_inverse = false;
} }
break; break;
case ArchSpec::eCore_arm_arm64: case ArchSpec::eCore_arm_arm64:
if (!enforce_exact_match) { if (!enforce_exact_match) {
if (core2 == ArchSpec::eCore_arm_aarch64) if (core2 == ArchSpec::eCore_arm_aarch64)
return true; return true;
if (core2 == ArchSpec::eCore_arm_armv8) if (core2 == ArchSpec::eCore_arm_armv8)
return true; return true;
if (core2 == ArchSpec::eCore_arm_arm64_32)
return true;
try_inverse = false;
}
break;
case ArchSpec::eCore_arm_arm64_32:
if (!enforce_exact_match) {
if (core2 == ArchSpec::eCore_arm_arm64)
return true;
if (core2 == ArchSpec::eCore_arm_armv8)
return true;
if (core2 == ArchSpec::eCore_arm_aarch64)
return true;
try_inverse = false; try_inverse = false;
} }
break; break;
case ArchSpec::eCore_mips32: case ArchSpec::eCore_mips32:
if (!enforce_exact_match) { if (!enforce_exact_match) {
if (core2 >= ArchSpec::kCore_mips32_first && if (core2 >= ArchSpec::kCore_mips32_first &&
core2 <= ArchSpec::kCore_mips32_last) core2 <= ArchSpec::kCore_mips32_last)
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/tools/compact-unwind/compact-unwind-dumper.c

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
void print_encoding(struct baton baton, uint8_t *function_start, void print_encoding(struct baton baton, uint8_t *function_start,
uint32_t encoding) { uint32_t encoding) {
if (baton.cputype == CPU_TYPE_X86_64) { if (baton.cputype == CPU_TYPE_X86_64) {
print_encoding_x86_64(baton, function_start, encoding); print_encoding_x86_64(baton, function_start, encoding);
} else if (baton.cputype == CPU_TYPE_I386) { } else if (baton.cputype == CPU_TYPE_I386) {
print_encoding_i386(baton, function_start, encoding); print_encoding_i386(baton, function_start, encoding);
} else if (baton.cputype == CPU_TYPE_ARM64) { } else if (baton.cputype == CPU_TYPE_ARM64 || baton.cputype == CPU_TYPE_ARM64_32) {
print_encoding_arm64(baton, function_start, encoding); print_encoding_arm64(baton, function_start, encoding);
} else if (baton.cputype == CPU_TYPE_ARM) { } else if (baton.cputype == CPU_TYPE_ARM) {
print_encoding_armv7(baton, function_start, encoding); print_encoding_armv7(baton, function_start, encoding);
} else { } else {
printf(" -- unsupported encoding arch -- "); printf(" -- unsupported encoding arch -- ");
} }
} }
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines

lldb/tools/debugserver/source/DNB.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
nub_bool_t DNBSetArchitecture(const char *arch) { nub_bool_t DNBSetArchitecture(const char *arch) {
if (arch && arch[0]) { if (arch && arch[0]) {
if (strcasecmp(arch, "i386") == 0) if (strcasecmp(arch, "i386") == 0)
return DNBArchProtocol::SetArchitecture(CPU_TYPE_I386); return DNBArchProtocol::SetArchitecture(CPU_TYPE_I386);
else if ((strcasecmp(arch, "x86_64") == 0) || else if ((strcasecmp(arch, "x86_64") == 0) ||
(strcasecmp(arch, "x86_64h") == 0)) (strcasecmp(arch, "x86_64h") == 0))
return DNBArchProtocol::SetArchitecture(CPU_TYPE_X86_64); return DNBArchProtocol::SetArchitecture(CPU_TYPE_X86_64);
else if (strstr(arch, "arm64_32") == arch) else if (strstr(arch, "arm64_32") == arch ||
strstr(arch, "aarch64_32") == arch)
return DNBArchProtocol::SetArchitecture(CPU_TYPE_ARM64_32); return DNBArchProtocol::SetArchitecture(CPU_TYPE_ARM64_32);
else if (strstr(arch, "arm64") == arch || strstr(arch, "armv8") == arch || else if (strstr(arch, "arm64") == arch || strstr(arch, "armv8") == arch ||
strstr(arch, "aarch64") == arch) strstr(arch, "aarch64") == arch)
return DNBArchProtocol::SetArchitecture(CPU_TYPE_ARM64); return DNBArchProtocol::SetArchitecture(CPU_TYPE_ARM64);
else if (strstr(arch, "arm") == arch) else if (strstr(arch, "arm") == arch)
return DNBArchProtocol::SetArchitecture(CPU_TYPE_ARM); return DNBArchProtocol::SetArchitecture(CPU_TYPE_ARM);
} }
return false; return false;
} }
Context not available.

lldb/unittests/Utility/ArchSpecTest.cpp

Show First 20 Lines • Show All 91 Lines • ▼ Show 20 Lines
EXPECT_EQ(llvm::Triple::VendorType::PC, A.GetTriple().getVendor()); EXPECT_EQ(llvm::Triple::VendorType::PC, A.GetTriple().getVendor());
EXPECT_EQ(llvm::Triple::OSType::Linux, A.GetTriple().getOS()); EXPECT_EQ(llvm::Triple::OSType::Linux, A.GetTriple().getOS());
EXPECT_EQ(ArchSpec::eCore_x86_64_x86_64, A.GetCore()); EXPECT_EQ(ArchSpec::eCore_x86_64_x86_64, A.GetCore());
} }
{ {
ArchSpec A("aarch64"); ArchSpec A("aarch64");
ArchSpec B("aarch64--linux-android"); ArchSpec B("aarch64--linux-android");
ArchSpec C("arm64_32");
ArchSpec D("arm64_32--watchos");
EXPECT_TRUE(A.IsValid()); EXPECT_TRUE(A.IsValid());
EXPECT_TRUE(B.IsValid()); EXPECT_TRUE(B.IsValid());
EXPECT_TRUE(C.IsValid());
EXPECT_TRUE(D.IsValid());
EXPECT_EQ(llvm::Triple::ArchType::aarch64, B.GetTriple().getArch()); EXPECT_EQ(llvm::Triple::ArchType::aarch64, B.GetTriple().getArch());
EXPECT_EQ(llvm::Triple::VendorType::UnknownVendor, EXPECT_EQ(llvm::Triple::VendorType::UnknownVendor,
B.GetTriple().getVendor()); B.GetTriple().getVendor());
EXPECT_EQ(llvm::Triple::OSType::Linux, B.GetTriple().getOS()); EXPECT_EQ(llvm::Triple::OSType::Linux, B.GetTriple().getOS());
EXPECT_EQ(llvm::Triple::EnvironmentType::Android, EXPECT_EQ(llvm::Triple::EnvironmentType::Android,
B.GetTriple().getEnvironment()); B.GetTriple().getEnvironment());
A.MergeFrom(B); A.MergeFrom(B);
EXPECT_EQ(llvm::Triple::ArchType::aarch64, A.GetTriple().getArch()); EXPECT_EQ(llvm::Triple::ArchType::aarch64, A.GetTriple().getArch());
EXPECT_EQ(llvm::Triple::VendorType::UnknownVendor, EXPECT_EQ(llvm::Triple::VendorType::UnknownVendor,
A.GetTriple().getVendor()); A.GetTriple().getVendor());
EXPECT_EQ(llvm::Triple::OSType::Linux, A.GetTriple().getOS()); EXPECT_EQ(llvm::Triple::OSType::Linux, A.GetTriple().getOS());
EXPECT_EQ(llvm::Triple::EnvironmentType::Android, EXPECT_EQ(llvm::Triple::EnvironmentType::Android,
A.GetTriple().getEnvironment()); A.GetTriple().getEnvironment());
EXPECT_EQ(llvm::Triple::ArchType::aarch64_32, D.GetTriple().getArch());
EXPECT_EQ(llvm::Triple::VendorType::UnknownVendor,
D.GetTriple().getVendor());
EXPECT_EQ(llvm::Triple::OSType::WatchOS, D.GetTriple().getOS());
C.MergeFrom(D);
EXPECT_EQ(llvm::Triple::ArchType::aarch64_32, C.GetTriple().getArch());
EXPECT_EQ(llvm::Triple::VendorType::UnknownVendor,
C.GetTriple().getVendor());
EXPECT_EQ(llvm::Triple::OSType::WatchOS, C.GetTriple().getOS());
} }
{ {
ArchSpec A, B; ArchSpec A, B;
A.SetArchitecture(eArchTypeELF, llvm::ELF::EM_ARM, A.SetArchitecture(eArchTypeELF, llvm::ELF::EM_ARM,
LLDB_INVALID_CPUTYPE, llvm::ELF::ELFOSABI_NONE); LLDB_INVALID_CPUTYPE, llvm::ELF::ELFOSABI_NONE);
B.SetArchitecture(eArchTypeELF, llvm::ELF::EM_ARM, B.SetArchitecture(eArchTypeELF, llvm::ELF::EM_ARM,
LLDB_INVALID_CPUTYPE, llvm::ELF::ELFOSABI_LINUX); LLDB_INVALID_CPUTYPE, llvm::ELF::ELFOSABI_LINUX);
▲ Show 20 Lines • Show All 91 Lines • Show Last 20 Lines