Page MenuHomePhabricator

[AArch64][SVE] Addition patterns for integer scalable vectors

Authored by huntergr on Jun 5 2018, 5:45 AM.



Adds ISel patterns to match register-register add operations on
integer scalable vector types, along with unit tests.

Part of the initial SVE codegen series, rfc will be posted soon. Note: this patch is currently just to support the scalable vector codegen rfc, and does not need a full review yet.

Diff Detail

Event Timeline

huntergr created this revision.Jun 5 2018, 5:45 AM
huntergr abandoned this revision.Mar 22 2019, 3:03 AM

A better set of patterns will be created later.