This is an archive of the discontinued LLVM Phabricator instance.

AMDGPU: Move ADDRIndirect complex pattern into R600Instructions.td
ClosedPublic

Authored by tstellar on Aug 24 2017, 11:09 AM.

Reviewers

Commits

Summary

This is only used by R600.

LGTM

lib/Target/AMDGPU/CMakeLists.txt
16 ↗	(On Diff #112585)	Extra whitespace change

This revision is now accepted and ready to land.Aug 24 2017, 11:14 AM

This revision was automatically updated to reflect the committed changes.

Path

Size

llvm/

trunk/

lib/

Target/

AMDGPU/

1 line

1 line

	Show First 20 Lines • Show All 46 Lines • ▼ Show 20 Lines
	def FP64Denormals : Predicate<"Subtarget->hasFP64Denormals()">;			def FP64Denormals : Predicate<"Subtarget->hasFP64Denormals()">;
	def NoFP16Denormals : Predicate<"!Subtarget->hasFP16Denormals()">;			def NoFP16Denormals : Predicate<"!Subtarget->hasFP16Denormals()">;
	def NoFP32Denormals : Predicate<"!Subtarget->hasFP32Denormals()">;			def NoFP32Denormals : Predicate<"!Subtarget->hasFP32Denormals()">;
	def NoFP64Denormals : Predicate<"!Subtarget->hasFP64Denormals()">;			def NoFP64Denormals : Predicate<"!Subtarget->hasFP64Denormals()">;
	def UnsafeFPMath : Predicate<"TM.Options.UnsafeFPMath">;			def UnsafeFPMath : Predicate<"TM.Options.UnsafeFPMath">;
	def FMA : Predicate<"Subtarget->hasFMA()">;			def FMA : Predicate<"Subtarget->hasFMA()">;

	def InstFlag : OperandWithDefaultOps <i32, (ops (i32 0))>;			def InstFlag : OperandWithDefaultOps <i32, (ops (i32 0))>;
	def ADDRIndirect : ComplexPattern<iPTR, 2, "SelectADDRIndirect", [], []>;

	def u16ImmTarget : AsmOperandClass {			def u16ImmTarget : AsmOperandClass {
	let Name = "U16Imm";			let Name = "U16Imm";
	let RenderMethod = "addImmOperands";			let RenderMethod = "addImmOperands";
	}			}

	def s16ImmTarget : AsmOperandClass {			def s16ImmTarget : AsmOperandClass {
	let Name = "S16Imm";			let Name = "S16Imm";
	▲ Show 20 Lines • Show All 644 Lines • Show Last 20 Lines

Show First 20 Lines • Show All 75 Lines • ▼ Show 20 Lines	def FRAMEri : Operand<iPTR> {
let MIOperandInfo = (ops R600_Reg32:$ptr, i32imm:$index);		let MIOperandInfo = (ops R600_Reg32:$ptr, i32imm:$index);
}		}

def ADDRParam : ComplexPattern<i32, 2, "SelectADDRParam", [], []>;		def ADDRParam : ComplexPattern<i32, 2, "SelectADDRParam", [], []>;
def ADDRDWord : ComplexPattern<i32, 1, "SelectADDRDWord", [], []>;		def ADDRDWord : ComplexPattern<i32, 1, "SelectADDRDWord", [], []>;
def ADDRVTX_READ : ComplexPattern<i32, 2, "SelectADDRVTX_READ", [], []>;		def ADDRVTX_READ : ComplexPattern<i32, 2, "SelectADDRVTX_READ", [], []>;
def ADDRGA_CONST_OFFSET : ComplexPattern<i32, 1, "SelectGlobalValueConstantOffset", [], []>;		def ADDRGA_CONST_OFFSET : ComplexPattern<i32, 1, "SelectGlobalValueConstantOffset", [], []>;
def ADDRGA_VAR_OFFSET : ComplexPattern<i32, 2, "SelectGlobalValueVariableOffset", [], []>;		def ADDRGA_VAR_OFFSET : ComplexPattern<i32, 2, "SelectGlobalValueVariableOffset", [], []>;
		def ADDRIndirect : ComplexPattern<iPTR, 2, "SelectADDRIndirect", [], []>;


def R600_Pred : PredicateOperand<i32, (ops R600_Predicate),		def R600_Pred : PredicateOperand<i32, (ops R600_Predicate),
(ops PRED_SEL_OFF)>;		(ops PRED_SEL_OFF)>;


let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in {		let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in {

▲ Show 20 Lines • Show All 1,712 Lines • Show Last 20 Lines