This is an archive of the discontinued LLVM Phabricator instance.

Differential D36282

Move unit test to the proper location
ClosedPublic

Authored by twoh on Aug 3 2017, 1:13 PM.

Details

Reviewers
qcolombet
davide
Commits
rG424c88c381f9: Move unit test to the proper location
rL309985: Move unit test to the proper location
Summary

Move test/CodeGen/AArch64/reg-bank-128bit.mir to test/CodeGen/AArch64/GlobalISel/reg-bank-128bit.mir so that the test is executed only when global-isel is enabled. lit.local.cfg under test/CodeGen/AArch64/GlobalISel checks if 'global-isel' is in the available_features while the same file under test/CodeGen/AArch64 doesn't.

Diff Detail

Event Timeline

twoh created this revision.Aug 3 2017, 1:13 PM
Herald added subscribers: kristof.beyls, igorb, javed.absar, aemerson. · View Herald TranscriptAug 3 2017, 1:13 PM
davide accepted this revision.Aug 3 2017, 1:54 PM
davide added a subscriber: davide.

LGTM.

This revision is now accepted and ready to land.Aug 3 2017, 1:54 PM
Closed by commit rL309985: Move unit test to the proper location (authored by twoh). · Explain WhyAug 3 2017, 2:08 PM
This revision was automatically updated to reflect the committed changes.

Revision Contents

PathSize
test/
CodeGen/
AArch64/
GlobalISel/
21 lines

Diff 109620

test/CodeGen/AArch64/GlobalISel/reg-bank-128bit.mir

  • This file was moved from test/CodeGen/AArch64/reg-bank-128bit.mir.
# RUN: llc -mtriple=aarch64 -global-isel -run-pass=regbankselect -o - %s | FileCheck %s # RUN: llc -mtriple=aarch64 -global-isel -run-pass=regbankselect -o - %s | FileCheck %s
--- ---
name: test_large_merge name: test_large_merge
legalized: true legalized: true
registers: registers:
body: | body: |
bb.0.entry: bb.0.entry:
liveins: %x0, %x1, %x2 liveins: %x0, %x1, %x2
; CHECK-LABEL: name: test_large_merge ; CHECK-LABEL: name: test_large_merge
; CHECK: registers: ; CHECK: registers:
; CHECK: - { id: 0, class: gpr ; CHECK: - { id: 0, class: gpr
; CHECK: - { id: 1, class: gpr ; CHECK: - { id: 1, class: gpr
; CHECK: - { id: 2, class: gpr ; CHECK: - { id: 2, class: gpr
; CHECK: - { id: 3, class: fpr ; CHECK: - { id: 3, class: fpr
%0:_(s64) = COPY %x0 %0:_(s64) = COPY %x0
%1:_(s64) = COPY %x1 %1:_(s64) = COPY %x1
%2:_(p0) = COPY %x2 %2:_(p0) = COPY %x2
%3:_(s128) = G_MERGE_VALUES %0, %1 %3:_(s128) = G_MERGE_VALUES %0, %1
%d0 = COPY %3 %d0 = COPY %3
... ...

test/CodeGen/AArch64/reg-bank-128bit.mir

  • This file was moved to test/CodeGen/AArch64/GlobalISel/reg-bank-128bit.mir.