This is an archive of the discontinued LLVM Phabricator instance.

[GlobalISel]: Target specific MIs like REG_SEQUENCE shouldn't be Regbank selected
AbandonedPublic

Authored by aditya_nandakumar on Mar 28 2017, 5:25 PM.

Details

Summary

Current version of isTargetSpecificOpcode only checks for opcodes > PRE_ISEL_GENERIC_OPCODE_END.
We'd need to check for those TargetOpcodes defined before PRE_ISEL_GENERIC_OPCODE_BEGIN.

Diff Detail

Repository
rL LLVM

Event Timeline

arsenm added a subscriber: arsenm.Mar 28 2017, 7:16 PM

Why shouldn't they be?

qcolombet requested changes to this revision.Mar 29 2017, 7:58 AM

Hi Aditya,

I don't think this is the right way to fix that.
We want to RegBankSelect COPYs and PHIs (and REG_SEQUENCEs at some point) and this patch breaks that.

The problem is that REG_SEQUENCE are not supported yet in RegBankSelect (we miss the logic to create appropriate mappings) and I believe a better work around is to explicitly by pass REG_SEQUENCE for now in RegBankSelect.

Cheers,
-Quentin

This revision now requires changes to proceed.Mar 29 2017, 7:58 AM

Thanks Quentin. That makes sense. I'll update the patch for that.

Actually, now, that I think about it, REG_SEQUENCE, if any, should be supported on AArch64.
Thus, we should need anything.

aditya_nandakumar abandoned this revision.Apr 7 2017, 1:18 PM