This is an archive of the discontinued LLVM Phabricator instance.

[AMDGPU] Do not run scalar optimization passes at "-O0"
ClosedPublic

Authored by kzhuravl on Sep 28 2016, 4:22 PM.

Reviewers

• tstellarAMD
arsenm

Commits

kzhuravl retitled this revision from to [AMDGPU] Do not run scalar optimization passes at "-O0".

kzhuravl updated this object.

kzhuravl added a subscriber: llvm-commits.

This patch fixes one of the debugger test cases

LGTM

This revision is now accepted and ready to land.Sep 30 2016, 8:02 AM

This revision was automatically updated to reflect the committed changes.

Path

Size

lib/

Target/

AMDGPU/

4 lines

Show First 20 Lines • Show All 387 Lines • ▼ Show 20 Lines	void AMDGPUPassConfig::addIRPasses() {
addPass(createAMDGPUOpenCLImageTypeLoweringPass());		addPass(createAMDGPUOpenCLImageTypeLoweringPass());

const AMDGPUTargetMachine &TM = getAMDGPUTargetMachine();		const AMDGPUTargetMachine &TM = getAMDGPUTargetMachine();
if (TM.getOptLevel() > CodeGenOpt::None) {		if (TM.getOptLevel() > CodeGenOpt::None) {
addPass(createAMDGPUPromoteAlloca(&TM));		addPass(createAMDGPUPromoteAlloca(&TM));

if (EnableSROA)		if (EnableSROA)
addPass(createSROAPass());		addPass(createSROAPass());
}

addStraightLineScalarOptimizationPasses();		addStraightLineScalarOptimizationPasses();
		}

TargetPassConfig::addIRPasses();		TargetPassConfig::addIRPasses();

// EarlyCSE is not always strong enough to clean up what LSR produces. For		// EarlyCSE is not always strong enough to clean up what LSR produces. For
// example, GVN can combine		// example, GVN can combine
//		//
// %0 = add %a, %b		// %0 = add %a, %b
// %1 = add %b, %a		// %1 = add %b, %a
▲ Show 20 Lines • Show All 192 Lines • Show Last 20 Lines