Page MenuHomePhabricator
Differential D146402

[clang-format] Handle Verilog assign statements
ClosedPublic
Actions

Authored by sstwcw on Mar 19 2023, 7:55 PM.

Details

Reviewers
HazardyKnusperkeks
MyDeveloperDay
owenpan
rymiel
Commits
rGf90668c8ccc5: [clang-format] Handle Verilog assign statements

Diff Detail

Event Timeline

sstwcw created this revision.Mar 19 2023, 7:55 PM
Herald added a project: Restricted Project. · View Herald TranscriptMar 19 2023, 7:55 PM
sstwcw requested review of this revision.Mar 19 2023, 7:55 PM
Herald added a project: Restricted Project. · View Herald TranscriptMar 19 2023, 7:55 PM
Herald added a subscriber: cfe-commits. · View Herald Transcript
sstwcw added a project: Restricted Project.Mar 19 2023, 7:56 PM
Harbormaster completed remote builds in B220345: Diff 506455.Mar 19 2023, 8:35 PM
MyDeveloperDay accepted this revision.Mar 22 2023, 3:34 AM
This revision is now accepted and ready to land.Mar 22 2023, 3:34 AM
This revision was landed with ongoing or failed builds.Mar 25 2023, 2:18 PM
Closed by commit rGf90668c8ccc5: [clang-format] Handle Verilog assign statements (authored by sstwcw). · Explain Why
This revision was automatically updated to reflect the committed changes.
sstwcw added a commit: rGf90668c8ccc5: [clang-format] Handle Verilog assign statements.

Revision Contents
Changeset List

PathSize
clang/
lib/
Format/
2 lines
10 lines
unittests/
Format/
17 lines

Diff 508342

View Options

clang/lib/Format/FormatToken.h

Loading...
View Options

clang/lib/Format/TokenAnnotator.cpp

Loading...
View Options

clang/unittests/Format/FormatTestVerilog.cpp

Loading...