This is an archive of the discontinued LLVM Phabricator instance.

[mlir][tensor] Implement DestinationStyleOpInterface for tensor.insert/insert_slice
ClosedPublic

Authored by springerm on Oct 20 2022, 6:02 AM.

Details

Summary

Also allow unranked tensors/memrefs with destination style op outputs.

This allows for a simpler implementation of the BufferizableOpInterface (in a subsequent commit).

Depends On D136588

Diff Detail

Event Timeline

springerm created this revision.Oct 20 2022, 6:02 AM
springerm requested review of this revision.Oct 20 2022, 6:02 AM
springerm edited the summary of this revision. (Show Details)Oct 20 2022, 6:09 AM
springerm updated this revision to Diff 470772.Oct 26 2022, 3:48 AM
springerm edited the summary of this revision. (Show Details)

rebase

This revision is now accepted and ready to land.Oct 27 2022, 12:43 AM
This revision was landed with ongoing or failed builds.Oct 27 2022, 1:34 AM
This revision was automatically updated to reflect the committed changes.