This is an archive of the discontinued LLVM Phabricator instance.

Differential D12191

AAP Backend
AbandonedPublic

Authored by edward-jones on Aug 20 2015, 4:39 AM.

Details

Reviewers
None
Summary

This patch introduces the AAP backend to LLVM.

AAP is a Harvard architecture, with features representative of a large range of deeply embedded microprocessors. It aims to aid the development and maintenance of other out-of-tree deeply embedded systems.

Diff Detail

Event Timeline

edward-jones updated this revision to Diff 32679.Aug 20 2015, 4:39 AM
edward-jones retitled this revision from to AAP Backend.
edward-jones updated this object.
edward-jones added a subscriber: llvm-commits.
simoncook added a subscriber: simoncook.Aug 20 2015, 4:41 AM
jfb added a subscriber: jfb.Aug 21 2015, 1:50 PM
patrik.h.hagglund added a subscriber: patrik.h.hagglund.Sep 4 2015, 6:09 AM
patrik.h.hagglund added a comment.Sep 4 2015, 6:56 AM

High-level comments:

We maintain an out-of-tree target for a DSP - using a Harvard architecture with multiple address spaces - which makes this target interesting.

However, our target has other special features as well. For example, 16-bit bytes. Do you have a feeling for how hard it will be to modify and use your target for testing the LLVM framework for such support?

I havn't looked at your code, just tried to use it. Comments:

  • The code don't build with clang-3.7 without warnings (which I think it should, partly according to LLVM coding guidelines).
  • I tested the backend, using llvm-stress, and found problems quickly. I will send a separate email.
  • Where do I find tools to simulate the target? This will make it possible to execute more tests.
edward-jones added a comment.Sep 15 2015, 12:01 AM

At the moment it would be relatively easy to change the architecture, and we're looking to add any features which it may be useful to have in an in-tree embedded system. I don't believe it would be too difficult to have 16-bit bytes, and will discuss with the others.

I hope to have an updated for this patch shortly, which should have fixed all of the warnings which clang emits, as well as made some minor updates to the architecture. I've also added some more basic tests, and run the back-end through clang format to tidy things up. We have run llvm-stress, but have not yet fixed issues that cropped up.

For anyone who wishes to try and build the architecture, the other components of the toolchain are available on the Embecosm github page.

edward-jones updated this revision to Diff 35261.Sep 21 2015, 8:33 AM

This updates the architecture to the latest revision, and adds bug fixes and new tests. The backend has also been tidied up, and run through clang-format.

edward-jones updated this revision to Diff 45263.Jan 19 2016, 8:12 AM

This updates the LLVM support of AAP to the latest top of tree. Added in this patch are various fixes to stabilize the AAP backend, as well as a few more tests.

t.p.northover added a subscriber: t.p.northover.Feb 9 2016, 12:51 PM

Hi Edward,

Sorry I didn't reply sooner. I really should have taken a more active role here.

I've got a bunch of comments below (mostly fairly trivial, but with a few questions in there too, and quite possibly some where I should be told to get lost).

But on larger issues, what are your plans for maintaining this backend? Do you have someone lined up to help out with the work in keeping it going, advising on breakages, reviewing patches (sorry, we're not really in a position to be throwing stones here) etc?

Also, do you plan to setup some kind of runtime build bot, or at have someone running regular tests on the code generated?

It didn't quite fit into any inline area on the diff, but we could probably do with some disassembly tests too.

Cheers.

Tim.

lib/CodeGen/AsmPrinter/AsmPrinter.cpp
146–147 ↗(On Diff #45263)

I take it this is part of the workaround for function pointers being larger than others, but I didn't quite see how all the pieces fit together in LLVM, and didn't see any tests in this area.

This feels like a hack though, could you try to explain a bit more why it's needed?

lib/CodeGen/MachineRegisterInfo.cpp
348 ↗(On Diff #45263)

Range-based adaptors?

lib/Target/AAP/AAP.h
46

You should probably be using isInt<N> from MathExtras.h for the signed one. And I'd actually suggest adding something like "bool isIntUInt<N>(int64_t)" too. We really shouldn't be duplicating these helpers all over LLVM.

51

Apart from this one you seem to be using isImm for unsigned immediates and isOff for signed ones.

I'd sort of suggest isUImm and isSImm or something more explicit, but can certainly live with Imm vs Off if it's consistently applied in the backend.

51

This also seems misnamed, even if nothing else changes.

lib/Target/AAP/AAPAsmPrinter.cpp
82

This comment doesn't match the alternative output ("#whatever"). Also, the code above suggests it should be "$r1".

lib/Target/AAP/AAPCallingConv.td
20

R7 differs between the two.

39

I think it's worth commenting on the decisions here: R1 = SP, and trying to have about 66% callee-saved with a possibly varying number of registers.

lib/Target/AAP/AAPFrameLowering.cpp
122–134

These are the default implementations. They can probably be skipped for now.

lib/Target/AAP/AAPISelDAGToDAG.cpp
127–128

These should probably be with the others.

165

I think this should be an assertion. It makes it clearer that Offset is always set, which is a requirement for returning true.

192

Thisn't the second check always true here? As far as I can see if SelectAddr succeeds then it always creates a TargetConstant.

lib/Target/AAP/AAPISelLowering.cpp
70–71

I'm surprised to see so many types in this list (including below) when only MVT::i16 (and possibly MVT::Other) is actually legal.

The type legaliser mostly just goes about its business without checking these, so you can almost certainly drop most of the i1 & i8 entries.

I'd also be very surprised if more than one of the MVT::i16 and MVT::Other cases actually applied in most cases. For example a SELECT should never have an MVT::Other input or result.

It's more complicated for other functions (e.g. setLoadExtAction), so you should expect more of those to be needed.

312

An array is usually simpler here. You don't actually need any SmallVector properties, just that the type is convertible to an ArrayRef<SDValue>. So you more often see code like:

SDValue Ops[] = { Chain, DAG.getConstant(TargetCC, dl, MVT::i16), ... };
816

Here and throughout, the LLVM style is currently that variables start with capital letters.

817

Isn't this duplicating getBranchOpForCondition? If not, a comment about why it's special would be useful.

lib/Target/AAP/AAPInstrInfo.cpp
46–48

More default implementations here. They can probably just be removed until you actually want to do something interesting.

lib/Target/AAP/AAPInstrInfo.td
126

More unity in naming would be good here too.

552–554

Why does this need to have a custom inserter? It would seem better to get patterns matching each CC into the actual instructions.

Generally, custom inserters are a last resort for instructions that need to mangle the CFG (like your select implementation).

573

I don't think I understand these. By convention you're using R0 as the LR, but that's already covered by $rB. And the instruction itself doesn't do anything to R1 (=SP) does it?

598

Commented code. Should probably be removed.

lib/Target/AAP/AAPRegisterInfo.td
39

We've got register sequences for this kind of thing now:

(add (sequence "R%u", 0, 63))
lib/Target/AAP/MCTargetDesc/AAPMCCodeEmitter.cpp
213–214

Trivial point, but I think this will give an unused variable warning outside Debug mode.

Slightly less trivially, does that check only apply to encodeImm6? There's quite a bit of duplication here; many of the encode* functions look like they could defer to an encodeImmN, passing the fixup needed.

test/MC/AAP/alu.s
8

We normally try to check that the roundtrip has succeeded in this kind of MC test, as well as the actual bitwise encoding produced (via -show-encoding). Surprisingly many things can go wrong there (swapping registers around, decoding random bits of an instruction as an operand, ...).

Checking the actual instruction name too isn't absolutely awful, but does feel like a bit of an implementation detail.

edward-jones added a comment.Mar 22 2016, 3:49 AM

Hi Tim,

Very sorry, the update notification had become lost in my email. Thank you very much for your comments, I general agree with all of your points so I'll make the appropriate changes and update the patch. I'll definitely look at adding more tests too, since that appears to be an area where we are lacking.

In terms of maintaining the backend; it is a long term project for us at Embecosm. At the moment it is me and Simon Cook who are doing work actively on AAP.

Initially we are looking at doing nightly regression runs of the GCC regression tests, however we want to set up a public buildbot too.

Thank you,
Ed

lib/CodeGen/AsmPrinter/AsmPrinter.cpp
146–147 ↗(On Diff #45263)

This is unrelated to long function pointers. In DWARF, AAP has an address length of 4 bytes, as the upper bits are used for flag to identify debug, code and data. This change is needed so that we can emit addresses of the correct length.

lib/Target/AAP/AAP.h
51

The method names correspond to the immediates used in the InstrInfo.d file, hence the use of 'Off' instead of 'SImm'. It definitely makes sense to rename them though. isImm16 was being (ab)used so that we would match both 0xffff when zext and -1 when sext in assembly, and I need to address that in a more elegant way.

lib/Target/AAP/AAPISelLowering.cpp
70–71

Yes, I definitely need to clear these up.

lib/Target/AAP/AAPInstrInfo.td
552–554

I'll have a look at this. I have a feeling there is a reason that we use a custom inserted, and if that's the case at the very least I need to document the reason.

edward-jones updated this revision to Diff 51931.Mar 29 2016, 9:11 AM

This adds fixes suggested by Tim and rolls the backend forward to the top-of-tree

beanz added a subscriber: beanz.Mar 29 2016, 12:50 PM

I'm not qualified to comment on the backend itself, but a few notes on the build system changes.

First and foremost, please don't add Makefiles to LLVM. I spent a lot of time getting rid of them, and we no longer support autoconf.

I additionally have one small CMake comment inline.

-Chris

CMakeLists.txt
183

New backends should't be added to the default backend list. They should be added as experimental only.

Experimental backends are not specified in the CMake explicitly, you enable them by specifying them on the CMake command line with the variable LLVM_EXPERIMENTAL_TARGETS_TO_BUILD.

edward-jones updated this revision to Diff 52352.Apr 1 2016, 5:33 AM

This strips out the Makefiles, and removes AAP from the targets to build.

edward-jones abandoned this revision.Aug 17 2016, 1:24 AM

We are closing this patch in favor of a soon to be submitted updated patch.

edward-jones mentioned this in D12192: Add clang support for AAP.Aug 17 2016, 1:26 AM

Revision Contents

PathSize
1 line
autoconf/
9 lines
bindings/
python/
llvm/
2 lines
cmake/
2 lines
10 lines
include/
llvm/
ADT/
3 lines
Object/
5 lines
Support/
8 lines
ELFRelocs/
23 lines
1 line
lib/
Object/
7 lines
3 lines
Support/
9 lines
Target/
AAP/
43 lines
47 lines
115 lines
38 lines
53 lines
186 lines
207 lines
145 lines
956 lines
284 lines
78 lines
150 lines
661 lines
47 lines
168 lines
65 lines
23 lines
51 lines
118 lines
42 lines
30 lines
20 lines
67 lines
32 lines
47 lines
63 lines
AsmParser/
628 lines
5 lines
23 lines
15 lines
32 lines
Disassembler/
36 lines
144 lines
7 lines
23 lines
16 lines
InstPrinter/
57 lines
103 lines
3 lines
23 lines
15 lines
34 lines
MCTargetDesc/
200 lines
81 lines
58 lines
32 lines
26 lines
92 lines
303 lines
57 lines
95 lines
7 lines
23 lines
16 lines
27 lines
TargetInfo/
19 lines
3 lines
23 lines
15 lines
1 line
test/
CodeGen/
AAP/
100 lines
406 lines
69 lines
64 lines
85 lines
105 lines
195 lines
108 lines
MC/
AAP/
90 lines
22 lines
102 lines
38 lines
10 lines
98 lines

Diff 35261

CMakeLists.txt

Show First 20 Lines • Show All 174 Lines • ▼ Show 20 Lines
set(LLVM_MAIN_SRC_DIR ${CMAKE_CURRENT_SOURCE_DIR} ) # --src-root set(LLVM_MAIN_SRC_DIR ${CMAKE_CURRENT_SOURCE_DIR} ) # --src-root
set(LLVM_MAIN_INCLUDE_DIR ${LLVM_MAIN_SRC_DIR}/include ) # --includedir set(LLVM_MAIN_INCLUDE_DIR ${LLVM_MAIN_SRC_DIR}/include ) # --includedir
set(LLVM_BINARY_DIR ${CMAKE_CURRENT_BINARY_DIR} ) # --prefix set(LLVM_BINARY_DIR ${CMAKE_CURRENT_BINARY_DIR} ) # --prefix
set(LLVM_EXAMPLES_BINARY_DIR ${LLVM_BINARY_DIR}/examples) set(LLVM_EXAMPLES_BINARY_DIR ${LLVM_BINARY_DIR}/examples)
set(LLVM_INCLUDE_DIR ${CMAKE_CURRENT_BINARY_DIR}/include) set(LLVM_INCLUDE_DIR ${CMAKE_CURRENT_BINARY_DIR}/include)
set(LLVM_ALL_TARGETS set(LLVM_ALL_TARGETS
AAP
beanzUnsubmitted
Not Done
ReplyInline Actions

New backends should't be added to the default backend list. They should be added as experimental only.

Experimental backends are not specified in the CMake explicitly, you enable them by specifying them on the CMake command line with the variable LLVM_EXPERIMENTAL_TARGETS_TO_BUILD.

beanz: New backends should't be added to the default backend list. They should be added as…
AArch64 AArch64
AMDGPU AMDGPU
ARM ARM
BPF BPF
CppBackend CppBackend
Hexagon Hexagon
Mips Mips
MSP430 MSP430
▲ Show 20 Lines • Show All 526 Lines • Show Last 20 Lines

autoconf/configure.ac

Show First 20 Lines • Show All 433 Lines • ▼ Show 20 Lines[case $target in
mips-* | mips64-*) llvm_cv_target_arch="Mips" ;; mips-* | mips64-*) llvm_cv_target_arch="Mips" ;;
mipsel-* | mips64el-*) llvm_cv_target_arch="Mips" ;; mipsel-* | mips64el-*) llvm_cv_target_arch="Mips" ;;
xcore-*) llvm_cv_target_arch="XCore" ;; xcore-*) llvm_cv_target_arch="XCore" ;;
msp430-*) llvm_cv_target_arch="MSP430" ;; msp430-*) llvm_cv_target_arch="MSP430" ;;
hexagon-*) llvm_cv_target_arch="Hexagon" ;; hexagon-*) llvm_cv_target_arch="Hexagon" ;;
nvptx-*) llvm_cv_target_arch="NVPTX" ;; nvptx-*) llvm_cv_target_arch="NVPTX" ;;
s390x-*) llvm_cv_target_arch="SystemZ" ;; s390x-*) llvm_cv_target_arch="SystemZ" ;;
wasm*-*) llvm_cv_target_arch="WebAssembly" ;; wasm*-*) llvm_cv_target_arch="WebAssembly" ;;
aap-*) llvm_cv_target_arch="AAP" ;;
*) llvm_cv_target_arch="Unknown" ;; *) llvm_cv_target_arch="Unknown" ;;
esac]) esac])
if test "$llvm_cv_target_arch" = "Unknown" ; then if test "$llvm_cv_target_arch" = "Unknown" ; then
AC_MSG_WARN([Configuring LLVM for an unknown target archicture]) AC_MSG_WARN([Configuring LLVM for an unknown target archicture])
fi fi
dnl Determine the LLVM native architecture for the target dnl Determine the LLVM native architecture for the target
Show All 20 Linescase $host in
aarch64*-*) host_arch="AArch64" ;; aarch64*-*) host_arch="AArch64" ;;
mips-* | mips64-*) host_arch="Mips" ;; mips-* | mips64-*) host_arch="Mips" ;;
mipsel-* | mips64el-*) host_arch="Mips" ;; mipsel-* | mips64el-*) host_arch="Mips" ;;
xcore-*) host_arch="XCore" ;; xcore-*) host_arch="XCore" ;;
msp430-*) host_arch="MSP430" ;; msp430-*) host_arch="MSP430" ;;
hexagon-*) host_arch="Hexagon" ;; hexagon-*) host_arch="Hexagon" ;;
s390x-*) host_arch="SystemZ" ;; s390x-*) host_arch="SystemZ" ;;
wasm*-*) host_arch="WebAssembly" ;; wasm*-*) host_arch="WebAssembly" ;;
aap-*) host_arch="AAP" ;;
*) host_arch="Unknown" ;; *) host_arch="Unknown" ;;
esac esac
if test "$host_arch" = "Unknown" ; then if test "$host_arch" = "Unknown" ; then
AC_MSG_WARN([Configuring LLVM for an unknown host archicture]) AC_MSG_WARN([Configuring LLVM for an unknown host archicture])
fi fi
AC_SUBST(HOST_ARCH,$host_arch) AC_SUBST(HOST_ARCH,$host_arch)
▲ Show 20 Lines • Show All 317 Lines • ▼ Show 20 Lines case "$llvm_cv_target_arch" in
ARM) AC_SUBST(TARGET_HAS_JIT,1) ;; ARM) AC_SUBST(TARGET_HAS_JIT,1) ;;
Mips) AC_SUBST(TARGET_HAS_JIT,1) ;; Mips) AC_SUBST(TARGET_HAS_JIT,1) ;;
XCore) AC_SUBST(TARGET_HAS_JIT,0) ;; XCore) AC_SUBST(TARGET_HAS_JIT,0) ;;
MSP430) AC_SUBST(TARGET_HAS_JIT,0) ;; MSP430) AC_SUBST(TARGET_HAS_JIT,0) ;;
Hexagon) AC_SUBST(TARGET_HAS_JIT,0) ;; Hexagon) AC_SUBST(TARGET_HAS_JIT,0) ;;
NVPTX) AC_SUBST(TARGET_HAS_JIT,0) ;; NVPTX) AC_SUBST(TARGET_HAS_JIT,0) ;;
SystemZ) AC_SUBST(TARGET_HAS_JIT,1) ;; SystemZ) AC_SUBST(TARGET_HAS_JIT,1) ;;
WebAssembly) AC_SUBST(TARGET_HAS_JIT,0) ;; WebAssembly) AC_SUBST(TARGET_HAS_JIT,0) ;;
AAP) AC_SUBST(TARGET_HAS_JIT,0) ;;
*) AC_SUBST(TARGET_HAS_JIT,0) ;; *) AC_SUBST(TARGET_HAS_JIT,0) ;;
esac esac
fi fi
TARGETS_WITH_JIT="ARM AArch64 Mips PowerPC SystemZ X86" TARGETS_WITH_JIT="ARM AArch64 Mips PowerPC SystemZ X86"
AC_SUBST(TARGETS_WITH_JIT,$TARGETS_WITH_JIT) AC_SUBST(TARGETS_WITH_JIT,$TARGETS_WITH_JIT)
dnl Allow enablement of building and installing docs dnl Allow enablement of building and installing docs
▲ Show 20 Lines • Show All 269 Lines • ▼ Show 20 LinesAC_ARG_ENABLE(crash-overrides, AS_HELP_STRING(
esac], esac],
llvm_cv_enable_crash_overrides="yes") llvm_cv_enable_crash_overrides="yes")
if test "$llvm_cv_enable_crash_overrides" = "yes" ; then if test "$llvm_cv_enable_crash_overrides" = "yes" ; then
AC_DEFINE([ENABLE_CRASH_OVERRIDES],[1], AC_DEFINE([ENABLE_CRASH_OVERRIDES],[1],
[Define to enable crash handling overrides]) [Define to enable crash handling overrides])
fi fi
dnl List all possible targets dnl List all possible targets
ALL_TARGETS="X86 Sparc PowerPC ARM AArch64 Mips XCore MSP430 CppBackend NVPTX Hexagon SystemZ AMDGPU BPF" ALL_TARGETS="X86 Sparc PowerPC ARM AArch64 Mips XCore MSP430 CppBackend NVPTX Hexagon SystemZ AMDGPU BPF AAP"
AC_SUBST(ALL_TARGETS,$ALL_TARGETS) AC_SUBST(ALL_TARGETS,$ALL_TARGETS)
dnl Allow specific targets to be specified for building (or not) dnl Allow specific targets to be specified for building (or not)
TARGETS_TO_BUILD="" TARGETS_TO_BUILD=""
AC_ARG_ENABLE([targets],AS_HELP_STRING([--enable-targets], AC_ARG_ENABLE([targets],AS_HELP_STRING([--enable-targets],
[Build specific host targets: all or target1,target2,... Valid targets are: [Build specific host targets: all or target1,target2,... Valid targets are:
host, x86, x86_64, sparc, powerpc, arm64, arm, aarch64, mips, hexagon, host, x86, x86_64, sparc, powerpc, arm64, arm, aarch64, mips, hexagon,
xcore, msp430, nvptx, systemz, r600, bpf, wasm, and cpp (default=all)]),, xcore, msp430, nvptx, systemz, r600, bpf, asm, wasm, and cpp (default=all)]),,
enableval=all) enableval=all)
if test "$enableval" = host-only ; then if test "$enableval" = host-only ; then
enableval=host enableval=host
fi fi
case "$enableval" in case "$enableval" in
all) TARGETS_TO_BUILD="$ALL_TARGETS" ;; all) TARGETS_TO_BUILD="$ALL_TARGETS" ;;
*)for a_target in `echo $enableval|sed -e 's/,/ /g' ` ; do *)for a_target in `echo $enableval|sed -e 's/,/ /g' ` ; do
case "$a_target" in case "$a_target" in
Show All 12 Lines *)for a_target in `echo $enableval|sed -e 's/,/ /g' ` ; do
xcore) TARGETS_TO_BUILD="XCore $TARGETS_TO_BUILD" ;; xcore) TARGETS_TO_BUILD="XCore $TARGETS_TO_BUILD" ;;
msp430) TARGETS_TO_BUILD="MSP430 $TARGETS_TO_BUILD" ;; msp430) TARGETS_TO_BUILD="MSP430 $TARGETS_TO_BUILD" ;;
cpp) TARGETS_TO_BUILD="CppBackend $TARGETS_TO_BUILD" ;; cpp) TARGETS_TO_BUILD="CppBackend $TARGETS_TO_BUILD" ;;
hexagon) TARGETS_TO_BUILD="Hexagon $TARGETS_TO_BUILD" ;; hexagon) TARGETS_TO_BUILD="Hexagon $TARGETS_TO_BUILD" ;;
nvptx) TARGETS_TO_BUILD="NVPTX $TARGETS_TO_BUILD" ;; nvptx) TARGETS_TO_BUILD="NVPTX $TARGETS_TO_BUILD" ;;
systemz) TARGETS_TO_BUILD="SystemZ $TARGETS_TO_BUILD" ;; systemz) TARGETS_TO_BUILD="SystemZ $TARGETS_TO_BUILD" ;;
amdgpu) TARGETS_TO_BUILD="AMDGPU $TARGETS_TO_BUILD" ;; amdgpu) TARGETS_TO_BUILD="AMDGPU $TARGETS_TO_BUILD" ;;
r600) TARGETS_TO_BUILD="AMDGPU $TARGETS_TO_BUILD" ;; r600) TARGETS_TO_BUILD="AMDGPU $TARGETS_TO_BUILD" ;;
aap) TARGETS_TO_BUILD="AAP $TARGETS_TO_BUILD" ;;
wasm) TARGETS_TO_BUILD="WebAssembly $TARGETS_TO_BUILD" ;; wasm) TARGETS_TO_BUILD="WebAssembly $TARGETS_TO_BUILD" ;;
host) case "$llvm_cv_target_arch" in host) case "$llvm_cv_target_arch" in
x86) TARGETS_TO_BUILD="X86 $TARGETS_TO_BUILD" ;; x86) TARGETS_TO_BUILD="X86 $TARGETS_TO_BUILD" ;;
x86_64) TARGETS_TO_BUILD="X86 $TARGETS_TO_BUILD" ;; x86_64) TARGETS_TO_BUILD="X86 $TARGETS_TO_BUILD" ;;
Sparc) TARGETS_TO_BUILD="Sparc $TARGETS_TO_BUILD" ;; Sparc) TARGETS_TO_BUILD="Sparc $TARGETS_TO_BUILD" ;;
PowerPC) TARGETS_TO_BUILD="PowerPC $TARGETS_TO_BUILD" ;; PowerPC) TARGETS_TO_BUILD="PowerPC $TARGETS_TO_BUILD" ;;
AArch64) TARGETS_TO_BUILD="AArch64 $TARGETS_TO_BUILD" ;; AArch64) TARGETS_TO_BUILD="AArch64 $TARGETS_TO_BUILD" ;;
ARM) TARGETS_TO_BUILD="ARM $TARGETS_TO_BUILD" ;; ARM) TARGETS_TO_BUILD="ARM $TARGETS_TO_BUILD" ;;
Mips) TARGETS_TO_BUILD="Mips $TARGETS_TO_BUILD" ;; Mips) TARGETS_TO_BUILD="Mips $TARGETS_TO_BUILD" ;;
XCore) TARGETS_TO_BUILD="XCore $TARGETS_TO_BUILD" ;; XCore) TARGETS_TO_BUILD="XCore $TARGETS_TO_BUILD" ;;
MSP430) TARGETS_TO_BUILD="MSP430 $TARGETS_TO_BUILD" ;; MSP430) TARGETS_TO_BUILD="MSP430 $TARGETS_TO_BUILD" ;;
Hexagon) TARGETS_TO_BUILD="Hexagon $TARGETS_TO_BUILD" ;; Hexagon) TARGETS_TO_BUILD="Hexagon $TARGETS_TO_BUILD" ;;
NVPTX) TARGETS_TO_BUILD="NVPTX $TARGETS_TO_BUILD" ;; NVPTX) TARGETS_TO_BUILD="NVPTX $TARGETS_TO_BUILD" ;;
SystemZ) TARGETS_TO_BUILD="SystemZ $TARGETS_TO_BUILD" ;; SystemZ) TARGETS_TO_BUILD="SystemZ $TARGETS_TO_BUILD" ;;
AAP) TARGETS_TO_BUILD="AAP $TARGETS_TO_BUILD" ;;
WebAssembly) TARGETS_TO_BUILD="WebAssembly $TARGETS_TO_BUILD" ;; WebAssembly) TARGETS_TO_BUILD="WebAssembly $TARGETS_TO_BUILD" ;;
*) AC_MSG_ERROR([Can not set target to build]) ;; *) AC_MSG_ERROR([Can not set target to build]) ;;
esac ;; esac ;;
*) AC_MSG_ERROR([Unrecognized target $a_target]) ;; *) AC_MSG_ERROR([Unrecognized target $a_target]) ;;
esac esac
done done
;; ;;
esac esac
▲ Show 20 Lines • Show All 1,086 Lines • Show Last 20 Lines

bindings/python/llvm/disassembler.py

Show All 30 Lines
callbacks = {} callbacks = {}
# Constants for set_options # Constants for set_options
Option_UseMarkup = 1 Option_UseMarkup = 1
_initialized = False _initialized = False
_targets = ['AArch64', 'ARM', 'Hexagon', 'MSP430', 'Mips', 'NVPTX', 'PowerPC', 'R600', 'Sparc', 'SystemZ', 'X86', 'XCore'] _targets = ['AArch64', 'ARM', 'Hexagon', 'MSP430', 'Mips', 'NVPTX', 'PowerPC', 'R600', 'Sparc', 'SystemZ', 'AAP', 'X86', 'XCore']
def _ensure_initialized(): def _ensure_initialized():
global _initialized global _initialized
if not _initialized: if not _initialized:
# Here one would want to call the functions # Here one would want to call the functions
# LLVMInitializeAll{TargetInfo,TargetMC,Disassembler}s, but # LLVMInitializeAll{TargetInfo,TargetMC,Disassembler}s, but
# unfortunately they are only defined as static inline # unfortunately they are only defined as static inline
# functions in the header files of llvm-c, so they don't exist # functions in the header files of llvm-c, so they don't exist
# as symbols in the shared library. # as symbols in the shared library.
▲ Show 20 Lines • Show All 123 Lines • Show Last 20 Lines

cmake/config-ix.cmake

Show First 20 Lines • Show All 355 Lines • ▼ Show 20 Lines
elseif (LLVM_NATIVE_ARCH MATCHES "hexagon") elseif (LLVM_NATIVE_ARCH MATCHES "hexagon")
set(LLVM_NATIVE_ARCH Hexagon) set(LLVM_NATIVE_ARCH Hexagon)
elseif (LLVM_NATIVE_ARCH MATCHES "s390x") elseif (LLVM_NATIVE_ARCH MATCHES "s390x")
set(LLVM_NATIVE_ARCH SystemZ) set(LLVM_NATIVE_ARCH SystemZ)
elseif (LLVM_NATIVE_ARCH MATCHES "wasm32") elseif (LLVM_NATIVE_ARCH MATCHES "wasm32")
set(LLVM_NATIVE_ARCH WebAssembly) set(LLVM_NATIVE_ARCH WebAssembly)
elseif (LLVM_NATIVE_ARCH MATCHES "wasm64") elseif (LLVM_NATIVE_ARCH MATCHES "wasm64")
set(LLVM_NATIVE_ARCH WebAssembly) set(LLVM_NATIVE_ARCH WebAssembly)
elseif (LLVM_NATIVE_ARCH MATCHES "aap")
set(LLVM_NATIVE_ARCH AAP)
else () else ()
message(FATAL_ERROR "Unknown architecture ${LLVM_NATIVE_ARCH}") message(FATAL_ERROR "Unknown architecture ${LLVM_NATIVE_ARCH}")
endif () endif ()
# If build targets includes "host", then replace with native architecture. # If build targets includes "host", then replace with native architecture.
list(FIND LLVM_TARGETS_TO_BUILD "host" idx) list(FIND LLVM_TARGETS_TO_BUILD "host" idx)
if( NOT idx LESS 0 ) if( NOT idx LESS 0 )
list(REMOVE_AT LLVM_TARGETS_TO_BUILD ${idx}) list(REMOVE_AT LLVM_TARGETS_TO_BUILD ${idx})
▲ Show 20 Lines • Show All 191 Lines • Show Last 20 Lines

configure

  • This file is larger than 256 KB, so syntax highlighting is disabled by default.
Show First 20 Lines • Show All 1,458 Lines • ▼ Show 20 LinesOptional Features:
--enable-backtraces Enable embedding backtraces on crash (default is --enable-backtraces Enable embedding backtraces on crash (default is
YES) YES)
--enable-crash-overrides --enable-crash-overrides
Enable crash handling overrides (default is YES) Enable crash handling overrides (default is YES)
--enable-targets Build specific host targets: all or --enable-targets Build specific host targets: all or
target1,target2,... Valid targets are: host, x86, target1,target2,... Valid targets are: host, x86,
x86_64, sparc, powerpc, arm64, arm, aarch64, mips, x86_64, sparc, powerpc, arm64, arm, aarch64, mips,
hexagon, xcore, msp430, nvptx, systemz, r600, bpf, hexagon, xcore, msp430, nvptx, systemz, r600, bpf,
wasm, and cpp (default=all) aap, wasm, and cpp (default=all)
--enable-experimental-targets --enable-experimental-targets
Build experimental host targets: disable or Build experimental host targets: disable or
target1,target2,... (default=disable) target1,target2,... (default=disable)
--enable-bindings Build specific language bindings: --enable-bindings Build specific language bindings:
all,auto,none,{binding-name} (default=auto) all,auto,none,{binding-name} (default=auto)
--enable-terminfo Query the terminfo database if available (default is --enable-terminfo Query the terminfo database if available (default is
YES) YES)
--enable-libedit Use libedit if available (default is YES) --enable-libedit Use libedit if available (default is YES)
▲ Show 20 Lines • Show All 2,715 Lines • ▼ Show 20 Lineselse
mips-* | mips64-*) llvm_cv_target_arch="Mips" ;; mips-* | mips64-*) llvm_cv_target_arch="Mips" ;;
mipsel-* | mips64el-*) llvm_cv_target_arch="Mips" ;; mipsel-* | mips64el-*) llvm_cv_target_arch="Mips" ;;
xcore-*) llvm_cv_target_arch="XCore" ;; xcore-*) llvm_cv_target_arch="XCore" ;;
msp430-*) llvm_cv_target_arch="MSP430" ;; msp430-*) llvm_cv_target_arch="MSP430" ;;
hexagon-*) llvm_cv_target_arch="Hexagon" ;; hexagon-*) llvm_cv_target_arch="Hexagon" ;;
nvptx-*) llvm_cv_target_arch="NVPTX" ;; nvptx-*) llvm_cv_target_arch="NVPTX" ;;
s390x-*) llvm_cv_target_arch="SystemZ" ;; s390x-*) llvm_cv_target_arch="SystemZ" ;;
wasm*-*) llvm_cv_target_arch="WebAssembly" ;; wasm*-*) llvm_cv_target_arch="WebAssembly" ;;
aap-*) llvm_cv_target_arch="AAP" ;;
*) llvm_cv_target_arch="Unknown" ;; *) llvm_cv_target_arch="Unknown" ;;
esac esac
fi fi
{ echo "$as_me:$LINENO: result: $llvm_cv_target_arch" >&5 { echo "$as_me:$LINENO: result: $llvm_cv_target_arch" >&5
echo "${ECHO_T}$llvm_cv_target_arch" >&6; } echo "${ECHO_T}$llvm_cv_target_arch" >&6; }
if test "$llvm_cv_target_arch" = "Unknown" ; then if test "$llvm_cv_target_arch" = "Unknown" ; then
{ echo "$as_me:$LINENO: WARNING: Configuring LLVM for an unknown target archicture" >&5 { echo "$as_me:$LINENO: WARNING: Configuring LLVM for an unknown target archicture" >&5
Show All 21 Linescase $host in
aarch64*-*) host_arch="AArch64" ;; aarch64*-*) host_arch="AArch64" ;;
mips-* | mips64-*) host_arch="Mips" ;; mips-* | mips64-*) host_arch="Mips" ;;
mipsel-* | mips64el-*) host_arch="Mips" ;; mipsel-* | mips64el-*) host_arch="Mips" ;;
xcore-*) host_arch="XCore" ;; xcore-*) host_arch="XCore" ;;
msp430-*) host_arch="MSP430" ;; msp430-*) host_arch="MSP430" ;;
hexagon-*) host_arch="Hexagon" ;; hexagon-*) host_arch="Hexagon" ;;
s390x-*) host_arch="SystemZ" ;; s390x-*) host_arch="SystemZ" ;;
wasm*-*) host_arch="WebAssembly" ;; wasm*-*) host_arch="WebAssembly" ;;
aap-*) host_arch="AAP" ;;
*) host_arch="Unknown" ;; *) host_arch="Unknown" ;;
esac esac
if test "$host_arch" = "Unknown" ; then if test "$host_arch" = "Unknown" ; then
{ echo "$as_me:$LINENO: WARNING: Configuring LLVM for an unknown host archicture" >&5 { echo "$as_me:$LINENO: WARNING: Configuring LLVM for an unknown host archicture" >&5
echo "$as_me: WARNING: Configuring LLVM for an unknown host archicture" >&2;} echo "$as_me: WARNING: Configuring LLVM for an unknown host archicture" >&2;}
fi fi
▲ Show 20 Lines • Show All 913 Lines • ▼ Show 20 Lines ;;
Hexagon) TARGET_HAS_JIT=0 Hexagon) TARGET_HAS_JIT=0
;; ;;
NVPTX) TARGET_HAS_JIT=0 NVPTX) TARGET_HAS_JIT=0
;; ;;
SystemZ) TARGET_HAS_JIT=1 SystemZ) TARGET_HAS_JIT=1
;; ;;
WebAssembly) TARGET_HAS_JIT=0 WebAssembly) TARGET_HAS_JIT=0
;; ;;
AAP) TARGET_HAS_JIT=0
;;
*) TARGET_HAS_JIT=0 *) TARGET_HAS_JIT=0
;; ;;
esac esac
fi fi
TARGETS_WITH_JIT="ARM AArch64 Mips PowerPC SystemZ X86" TARGETS_WITH_JIT="ARM AArch64 Mips PowerPC SystemZ X86"
TARGETS_WITH_JIT=$TARGETS_WITH_JIT TARGETS_WITH_JIT=$TARGETS_WITH_JIT
▲ Show 20 Lines • Show All 442 Lines • ▼ Show 20 Lines
if test "$llvm_cv_enable_crash_overrides" = "yes" ; then if test "$llvm_cv_enable_crash_overrides" = "yes" ; then
cat >>confdefs.h <<\_ACEOF cat >>confdefs.h <<\_ACEOF
#define ENABLE_CRASH_OVERRIDES 1 #define ENABLE_CRASH_OVERRIDES 1
_ACEOF _ACEOF
fi fi
ALL_TARGETS="X86 Sparc PowerPC ARM AArch64 Mips XCore MSP430 CppBackend NVPTX Hexagon SystemZ AMDGPU BPF" ALL_TARGETS="X86 Sparc PowerPC ARM AArch64 Mips XCore MSP430 CppBackend NVPTX Hexagon SystemZ AMDGPU BPF AAP"
ALL_TARGETS=$ALL_TARGETS ALL_TARGETS=$ALL_TARGETS
TARGETS_TO_BUILD="" TARGETS_TO_BUILD=""
# Check whether --enable-targets was given. # Check whether --enable-targets was given.
if test "${enable_targets+set}" = set; then if test "${enable_targets+set}" = set; then
enableval=$enable_targets; enableval=$enable_targets;
else else
Show All 23 Lines *)for a_target in `echo $enableval|sed -e 's/,/ /g' ` ; do
msp430) TARGETS_TO_BUILD="MSP430 $TARGETS_TO_BUILD" ;; msp430) TARGETS_TO_BUILD="MSP430 $TARGETS_TO_BUILD" ;;
cpp) TARGETS_TO_BUILD="CppBackend $TARGETS_TO_BUILD" ;; cpp) TARGETS_TO_BUILD="CppBackend $TARGETS_TO_BUILD" ;;
hexagon) TARGETS_TO_BUILD="Hexagon $TARGETS_TO_BUILD" ;; hexagon) TARGETS_TO_BUILD="Hexagon $TARGETS_TO_BUILD" ;;
nvptx) TARGETS_TO_BUILD="NVPTX $TARGETS_TO_BUILD" ;; nvptx) TARGETS_TO_BUILD="NVPTX $TARGETS_TO_BUILD" ;;
systemz) TARGETS_TO_BUILD="SystemZ $TARGETS_TO_BUILD" ;; systemz) TARGETS_TO_BUILD="SystemZ $TARGETS_TO_BUILD" ;;
amdgpu) TARGETS_TO_BUILD="AMDGPU $TARGETS_TO_BUILD" ;; amdgpu) TARGETS_TO_BUILD="AMDGPU $TARGETS_TO_BUILD" ;;
r600) TARGETS_TO_BUILD="AMDGPU $TARGETS_TO_BUILD" ;; r600) TARGETS_TO_BUILD="AMDGPU $TARGETS_TO_BUILD" ;;
wasm) TARGETS_TO_BUILD="WebAssembly $TARGETS_TO_BUILD" ;; wasm) TARGETS_TO_BUILD="WebAssembly $TARGETS_TO_BUILD" ;;
aap) TARGETS_TO_BUILD="AAP $TARGETS_TO_BUILD" ;;
host) case "$llvm_cv_target_arch" in host) case "$llvm_cv_target_arch" in
x86) TARGETS_TO_BUILD="X86 $TARGETS_TO_BUILD" ;; x86) TARGETS_TO_BUILD="X86 $TARGETS_TO_BUILD" ;;
x86_64) TARGETS_TO_BUILD="X86 $TARGETS_TO_BUILD" ;; x86_64) TARGETS_TO_BUILD="X86 $TARGETS_TO_BUILD" ;;
Sparc) TARGETS_TO_BUILD="Sparc $TARGETS_TO_BUILD" ;; Sparc) TARGETS_TO_BUILD="Sparc $TARGETS_TO_BUILD" ;;
PowerPC) TARGETS_TO_BUILD="PowerPC $TARGETS_TO_BUILD" ;; PowerPC) TARGETS_TO_BUILD="PowerPC $TARGETS_TO_BUILD" ;;
AArch64) TARGETS_TO_BUILD="AArch64 $TARGETS_TO_BUILD" ;; AArch64) TARGETS_TO_BUILD="AArch64 $TARGETS_TO_BUILD" ;;
ARM) TARGETS_TO_BUILD="ARM $TARGETS_TO_BUILD" ;; ARM) TARGETS_TO_BUILD="ARM $TARGETS_TO_BUILD" ;;
Mips) TARGETS_TO_BUILD="Mips $TARGETS_TO_BUILD" ;; Mips) TARGETS_TO_BUILD="Mips $TARGETS_TO_BUILD" ;;
XCore) TARGETS_TO_BUILD="XCore $TARGETS_TO_BUILD" ;; XCore) TARGETS_TO_BUILD="XCore $TARGETS_TO_BUILD" ;;
MSP430) TARGETS_TO_BUILD="MSP430 $TARGETS_TO_BUILD" ;; MSP430) TARGETS_TO_BUILD="MSP430 $TARGETS_TO_BUILD" ;;
Hexagon) TARGETS_TO_BUILD="Hexagon $TARGETS_TO_BUILD" ;; Hexagon) TARGETS_TO_BUILD="Hexagon $TARGETS_TO_BUILD" ;;
NVPTX) TARGETS_TO_BUILD="NVPTX $TARGETS_TO_BUILD" ;; NVPTX) TARGETS_TO_BUILD="NVPTX $TARGETS_TO_BUILD" ;;
SystemZ) TARGETS_TO_BUILD="SystemZ $TARGETS_TO_BUILD" ;; SystemZ) TARGETS_TO_BUILD="SystemZ $TARGETS_TO_BUILD" ;;
WebAssembly) TARGETS_TO_BUILD="WebAssembly $TARGETS_TO_BUILD" ;; WebAssembly) TARGETS_TO_BUILD="WebAssembly $TARGETS_TO_BUILD" ;;
AAP) TARGETS_TO_BUILD="AAP $TARGETS_TO_BUILD" ;;
*) { { echo "$as_me:$LINENO: error: Can not set target to build" >&5 *) { { echo "$as_me:$LINENO: error: Can not set target to build" >&5
echo "$as_me: error: Can not set target to build" >&2;} echo "$as_me: error: Can not set target to build" >&2;}
{ (exit 1); exit 1; }; } ;; { (exit 1); exit 1; }; } ;;
esac ;; esac ;;
*) { { echo "$as_me:$LINENO: error: Unrecognized target $a_target" >&5 *) { { echo "$as_me:$LINENO: error: Unrecognized target $a_target" >&5
echo "$as_me: error: Unrecognized target $a_target" >&2;} echo "$as_me: error: Unrecognized target $a_target" >&2;}
{ (exit 1); exit 1; }; } ;; { (exit 1); exit 1; }; } ;;
esac esac
▲ Show 20 Lines • Show All 13,697 Lines • Show Last 20 Lines

include/llvm/ADT/Triple.h

Show First 20 Lines • Show All 81 Lines • ▼ Show 20 Lines enum ArchType {
hsail, // AMD HSAIL hsail, // AMD HSAIL
hsail64, // AMD HSAIL with 64-bit pointers hsail64, // AMD HSAIL with 64-bit pointers
spir, // SPIR: standard portable IR for OpenCL 32-bit version spir, // SPIR: standard portable IR for OpenCL 32-bit version
spir64, // SPIR: standard portable IR for OpenCL 64-bit version spir64, // SPIR: standard portable IR for OpenCL 64-bit version
kalimba, // Kalimba: generic kalimba kalimba, // Kalimba: generic kalimba
shave, // SHAVE: Movidius vector VLIW processors shave, // SHAVE: Movidius vector VLIW processors
wasm32, // WebAssembly with 32-bit pointers wasm32, // WebAssembly with 32-bit pointers
wasm64, // WebAssembly with 64-bit pointers wasm64, // WebAssembly with 64-bit pointers
LastArchType = wasm64 aap, // AAP architecture
LastArchType = aap
}; };
enum SubArchType { enum SubArchType {
NoSubArch, NoSubArch,
ARMSubArch_v8_1a, ARMSubArch_v8_1a,
ARMSubArch_v8, ARMSubArch_v8,
ARMSubArch_v7, ARMSubArch_v7,
ARMSubArch_v7em, ARMSubArch_v7em,
▲ Show 20 Lines • Show All 542 Lines • Show Last 20 Lines

include/llvm/Object/ELFObjectFile.h

Show First 20 Lines • Show All 832 Lines • ▼ Show 20 Lines case ELF::EM_HEXAGON:
return "ELF32-hexagon"; return "ELF32-hexagon";
case ELF::EM_MIPS: case ELF::EM_MIPS:
return "ELF32-mips"; return "ELF32-mips";
case ELF::EM_PPC: case ELF::EM_PPC:
return "ELF32-ppc"; return "ELF32-ppc";
case ELF::EM_SPARC: case ELF::EM_SPARC:
case ELF::EM_SPARC32PLUS: case ELF::EM_SPARC32PLUS:
return "ELF32-sparc"; return "ELF32-sparc";
case ELF::EM_AAP:
return "ELF32-aap";
default: default:
return "ELF32-unknown"; return "ELF32-unknown";
} }
case ELF::ELFCLASS64: case ELF::ELFCLASS64:
switch (EF.getHeader()->e_machine) { switch (EF.getHeader()->e_machine) {
case ELF::EM_386: case ELF::EM_386:
return "ELF64-i386"; return "ELF64-i386";
case ELF::EM_X86_64: case ELF::EM_X86_64:
▲ Show 20 Lines • Show All 48 Lines • ▼ Show 20 Lines case ELF::EM_S390:
return Triple::systemz; return Triple::systemz;
case ELF::EM_SPARC: case ELF::EM_SPARC:
case ELF::EM_SPARC32PLUS: case ELF::EM_SPARC32PLUS:
return IsLittleEndian ? Triple::sparcel : Triple::sparc; return IsLittleEndian ? Triple::sparcel : Triple::sparc;
case ELF::EM_SPARCV9: case ELF::EM_SPARCV9:
return Triple::sparcv9; return Triple::sparcv9;
case ELF::EM_AAP:
return Triple::aap;
default: default:
return Triple::UnknownArch; return Triple::UnknownArch;
} }
} }
template <class ELFT> template <class ELFT>
ELFObjectFileBase::elf_symbol_iterator_range ELFObjectFileBase::elf_symbol_iterator_range
ELFObjectFile<ELFT>::getDynamicSymbolIterators() const { ELFObjectFile<ELFT>::getDynamicSymbolIterators() const {
Show All 11 Lines

include/llvm/Support/ELF.h

Show First 20 Lines • Show All 303 Lines • ▼ Show 20 Linesenum {
EM_KMX16 = 212, // KM211 KMX16 16-bit processor EM_KMX16 = 212, // KM211 KMX16 16-bit processor
EM_KMX8 = 213, // KM211 KMX8 8-bit processor EM_KMX8 = 213, // KM211 KMX8 8-bit processor
EM_KVARC = 214, // KM211 KVARC processor EM_KVARC = 214, // KM211 KVARC processor
EM_CDP = 215, // Paneve CDP architecture family EM_CDP = 215, // Paneve CDP architecture family
EM_COGE = 216, // Cognitive Smart Memory Processor EM_COGE = 216, // Cognitive Smart Memory Processor
EM_COOL = 217, // iCelero CoolEngine EM_COOL = 217, // iCelero CoolEngine
EM_NORC = 218, // Nanoradio Optimized RISC EM_NORC = 218, // Nanoradio Optimized RISC
EM_CSR_KALIMBA = 219, // CSR Kalimba architecture family EM_CSR_KALIMBA = 219, // CSR Kalimba architecture family
EM_AMDGPU = 224 // AMD GPU architecture EM_AMDGPU = 224, // AMD GPU architecture
EM_AAP = 0x5343 // AAP
}; };
// Object file classes. // Object file classes.
enum { enum {
ELFCLASSNONE = 0, ELFCLASSNONE = 0,
ELFCLASS32 = 1, // 32-bit object file ELFCLASS32 = 1, // 32-bit object file
ELFCLASS64 = 2 // 64-bit object file ELFCLASS64 = 2 // 64-bit object file
}; };
▲ Show 20 Lines • Show All 239 Lines • ▼ Show 20 Lines
#include "ELFRelocs/SystemZ.def" #include "ELFRelocs/SystemZ.def"
}; };
// ELF Relocation type for Sparc. // ELF Relocation type for Sparc.
enum { enum {
#include "ELFRelocs/Sparc.def" #include "ELFRelocs/Sparc.def"
}; };
// ELF Relocation type for AAP.
enum {
#include "ELFRelocs/AAP.def"
};
#undef ELF_RELOC #undef ELF_RELOC
// Section header. // Section header.
struct Elf32_Shdr { struct Elf32_Shdr {
Elf32_Word sh_name; // Section name (index into string table) Elf32_Word sh_name; // Section name (index into string table)
Elf32_Word sh_type; // Section type (SHT_*) Elf32_Word sh_type; // Section type (SHT_*)
Elf32_Word sh_flags; // Section flags (SHF_*) Elf32_Word sh_flags; // Section flags (SHF_*)
Elf32_Addr sh_addr; // Address where section is to be loaded Elf32_Addr sh_addr; // Address where section is to be loaded
▲ Show 20 Lines • Show All 684 Lines • Show Last 20 Lines

include/llvm/Support/ELFRelocs/AAP.def

  • This file was added.
#ifndef ELF_RELOC
#error "ELF_RELOC must be defined"
#endif
ELF_RELOC(R_AAP_NONE, 0x00)
ELF_RELOC(R_AAP_8, 0x01)
ELF_RELOC(R_AAP_16, 0x02)
ELF_RELOC(R_AAP_32, 0x03)
ELF_RELOC(R_AAP_64, 0x04)
ELF_RELOC(R_AAP_BR16, 0x05)
ELF_RELOC(R_AAP_BR32, 0x06)
ELF_RELOC(R_AAP_BRCC16, 0x07)
ELF_RELOC(R_AAP_BRCC32, 0x08)
ELF_RELOC(R_AAP_BAL16, 0x09)
ELF_RELOC(R_AAP_BAL32, 0x0a)
ELF_RELOC(R_AAP_ABS6, 0x0b)
ELF_RELOC(R_AAP_ABS9, 0x0c)
ELF_RELOC(R_AAP_ABS10, 0x0d)
ELF_RELOC(R_AAP_ABS12, 0x0e)
ELF_RELOC(R_AAP_ABS16, 0x0f)
ELF_RELOC(R_AAP_OFF10, 0x10)
ELF_RELOC(R_AAP_SHIFT6, 0x11)

include/llvm/module.modulemap

Show First 20 Lines • Show All 194 Lines • ▼ Show 20 Lines module Support {
exclude header "Support/GCOV.h" exclude header "Support/GCOV.h"
// FIXME: Mislayered? // FIXME: Mislayered?
exclude header "Support/TargetRegistry.h" exclude header "Support/TargetRegistry.h"
// These are intended for textual inclusion. // These are intended for textual inclusion.
textual header "Support/ARMTargetParser.def" textual header "Support/ARMTargetParser.def"
textual header "Support/Dwarf.def" textual header "Support/Dwarf.def"
textual header "Support/ELFRelocs/AAP.def"
textual header "Support/ELFRelocs/AArch64.def" textual header "Support/ELFRelocs/AArch64.def"
textual header "Support/ELFRelocs/ARM.def" textual header "Support/ELFRelocs/ARM.def"
textual header "Support/ELFRelocs/Hexagon.def" textual header "Support/ELFRelocs/Hexagon.def"
textual header "Support/ELFRelocs/i386.def" textual header "Support/ELFRelocs/i386.def"
textual header "Support/ELFRelocs/Mips.def" textual header "Support/ELFRelocs/Mips.def"
textual header "Support/ELFRelocs/PowerPC64.def" textual header "Support/ELFRelocs/PowerPC64.def"
textual header "Support/ELFRelocs/PowerPC.def" textual header "Support/ELFRelocs/PowerPC.def"
textual header "Support/ELFRelocs/Sparc.def" textual header "Support/ELFRelocs/Sparc.def"
Show All 24 Lines

lib/Object/ELF.cpp

Show All 33 Lines#include "llvm/Support/ELFRelocs/i386.def"
break; break;
case ELF::EM_MIPS: case ELF::EM_MIPS:
switch (Type) { switch (Type) {
#include "llvm/Support/ELFRelocs/Mips.def" #include "llvm/Support/ELFRelocs/Mips.def"
default: default:
break; break;
} }
break; break;
case ELF::EM_AAP:
switch (Type) {
#include "llvm/Support/ELFRelocs/AAP.def"
default:
break;
}
break;
case ELF::EM_AARCH64: case ELF::EM_AARCH64:
switch (Type) { switch (Type) {
#include "llvm/Support/ELFRelocs/AArch64.def" #include "llvm/Support/ELFRelocs/AArch64.def"
default: default:
break; break;
} }
break; break;
case ELF::EM_ARM: case ELF::EM_ARM:
▲ Show 20 Lines • Show All 53 Lines • Show Last 20 Lines

lib/Object/ELFYAML.cpp

Show First 20 Lines • Show All 469 Lines • ▼ Show 20 Lines
#include "llvm/Support/ELFRelocs/i386.def" #include "llvm/Support/ELFRelocs/i386.def"
break; break;
case ELF::EM_AARCH64: case ELF::EM_AARCH64:
#include "llvm/Support/ELFRelocs/AArch64.def" #include "llvm/Support/ELFRelocs/AArch64.def"
break; break;
case ELF::EM_ARM: case ELF::EM_ARM:
#include "llvm/Support/ELFRelocs/ARM.def" #include "llvm/Support/ELFRelocs/ARM.def"
break; break;
case ELF::EM_AAP:
#include "llvm/Support/ELFRelocs/AAP.def"
break;
default: default:
llvm_unreachable("Unsupported architecture"); llvm_unreachable("Unsupported architecture");
} }
#undef ELF_RELOC #undef ELF_RELOC
} }
void ScalarEnumerationTraits<ELFYAML::MIPS_AFL_REG>::enumeration( void ScalarEnumerationTraits<ELFYAML::MIPS_AFL_REG>::enumeration(
IO &IO, ELFYAML::MIPS_AFL_REG &Value) { IO &IO, ELFYAML::MIPS_AFL_REG &Value) {
▲ Show 20 Lines • Show All 292 Lines • Show Last 20 Lines

lib/Support/Triple.cpp

Show First 20 Lines • Show All 56 Lines • ▼ Show 20 Linesconst char *Triple::getArchTypeName(ArchType Kind) {
case hsail: return "hsail"; case hsail: return "hsail";
case hsail64: return "hsail64"; case hsail64: return "hsail64";
case spir: return "spir"; case spir: return "spir";
case spir64: return "spir64"; case spir64: return "spir64";
case kalimba: return "kalimba"; case kalimba: return "kalimba";
case shave: return "shave"; case shave: return "shave";
case wasm32: return "wasm32"; case wasm32: return "wasm32";
case wasm64: return "wasm64"; case wasm64: return "wasm64";
case aap: return "aap";
} }
llvm_unreachable("Invalid ArchType!"); llvm_unreachable("Invalid ArchType!");
} }
const char *Triple::getArchTypePrefix(ArchType Kind) { const char *Triple::getArchTypePrefix(ArchType Kind) {
switch (Kind) { switch (Kind) {
default: default:
▲ Show 20 Lines • Show All 48 Lines • ▼ Show 20 Linesconst char *Triple::getArchTypePrefix(ArchType Kind) {
case hsail64: return "hsail"; case hsail64: return "hsail";
case spir: case spir:
case spir64: return "spir"; case spir64: return "spir";
case kalimba: return "kalimba"; case kalimba: return "kalimba";
case shave: return "shave"; case shave: return "shave";
case wasm32: case wasm32:
case wasm64: return "wasm"; case wasm64: return "wasm";
case aap: return "aap";
} }
} }
const char *Triple::getVendorTypeName(VendorType Kind) { const char *Triple::getVendorTypeName(VendorType Kind) {
switch (Kind) { switch (Kind) {
case UnknownVendor: return "unknown"; case UnknownVendor: return "unknown";
case Apple: return "apple"; case Apple: return "apple";
▲ Show 20 Lines • Show All 122 Lines • ▼ Show 20 Lines return StringSwitch<Triple::ArchType>(Name)
.Case("hsail", hsail) .Case("hsail", hsail)
.Case("hsail64", hsail64) .Case("hsail64", hsail64)
.Case("spir", spir) .Case("spir", spir)
.Case("spir64", spir64) .Case("spir64", spir64)
.Case("kalimba", kalimba) .Case("kalimba", kalimba)
.Case("shave", shave) .Case("shave", shave)
.Case("wasm32", wasm32) .Case("wasm32", wasm32)
.Case("wasm64", wasm64) .Case("wasm64", wasm64)
.Case("aap", aap)
.Default(UnknownArch); .Default(UnknownArch);
} }
static Triple::ArchType parseARMArch(StringRef ArchName) { static Triple::ArchType parseARMArch(StringRef ArchName) {
unsigned ISA = ARM::parseArchISA(ArchName); unsigned ISA = ARM::parseArchISA(ArchName);
unsigned ENDIAN = ARM::parseArchEndian(ArchName); unsigned ENDIAN = ARM::parseArchEndian(ArchName);
Triple::ArchType arch = Triple::UnknownArch; Triple::ArchType arch = Triple::UnknownArch;
▲ Show 20 Lines • Show All 91 Lines • ▼ Show 20 Lines auto AT = StringSwitch<Triple::ArchType>(ArchName)
.Case("hsail", Triple::hsail) .Case("hsail", Triple::hsail)
.Case("hsail64", Triple::hsail64) .Case("hsail64", Triple::hsail64)
.Case("spir", Triple::spir) .Case("spir", Triple::spir)
.Case("spir64", Triple::spir64) .Case("spir64", Triple::spir64)
.StartsWith("kalimba", Triple::kalimba) .StartsWith("kalimba", Triple::kalimba)
.Case("shave", Triple::shave) .Case("shave", Triple::shave)
.Case("wasm32", Triple::wasm32) .Case("wasm32", Triple::wasm32)
.Case("wasm64", Triple::wasm64) .Case("wasm64", Triple::wasm64)
.Case("aap", Triple::aap)
.Default(Triple::UnknownArch); .Default(Triple::UnknownArch);
// Some architectures require special parsing logic just to compute the // Some architectures require special parsing logic just to compute the
// ArchType result. // ArchType result.
if (AT == Triple::UnknownArch) { if (AT == Triple::UnknownArch) {
if (ArchName.startswith("arm") || ArchName.startswith("thumb") || if (ArchName.startswith("arm") || ArchName.startswith("thumb") ||
ArchName.startswith("aarch64")) ArchName.startswith("aarch64"))
return parseARMArch(ArchName); return parseARMArch(ArchName);
▲ Show 20 Lines • Show All 643 Lines • ▼ Show 20 Lines
} }
static unsigned getArchPointerBitWidth(llvm::Triple::ArchType Arch) { static unsigned getArchPointerBitWidth(llvm::Triple::ArchType Arch) {
switch (Arch) { switch (Arch) {
case llvm::Triple::UnknownArch: case llvm::Triple::UnknownArch:
return 0; return 0;
case llvm::Triple::msp430: case llvm::Triple::msp430:
case llvm::Triple::aap:
return 16; return 16;
case llvm::Triple::arm: case llvm::Triple::arm:
case llvm::Triple::armeb: case llvm::Triple::armeb:
case llvm::Triple::hexagon: case llvm::Triple::hexagon:
case llvm::Triple::le32: case llvm::Triple::le32:
case llvm::Triple::mips: case llvm::Triple::mips:
case llvm::Triple::mipsel: case llvm::Triple::mipsel:
▲ Show 20 Lines • Show All 55 Lines • ▼ Show 20 LinesTriple Triple::get32BitArchVariant() const {
switch (getArch()) { switch (getArch()) {
case Triple::UnknownArch: case Triple::UnknownArch:
case Triple::aarch64: case Triple::aarch64:
case Triple::aarch64_be: case Triple::aarch64_be:
case Triple::amdgcn: case Triple::amdgcn:
case Triple::bpfel: case Triple::bpfel:
case Triple::bpfeb: case Triple::bpfeb:
case Triple::msp430: case Triple::msp430:
case Triple::aap:
case Triple::systemz: case Triple::systemz:
case Triple::ppc64le: case Triple::ppc64le:
T.setArch(UnknownArch); T.setArch(UnknownArch);
break; break;
case Triple::amdil: case Triple::amdil:
case Triple::hsail: case Triple::hsail:
case Triple::spir: case Triple::spir:
▲ Show 20 Lines • Show All 45 Lines • ▼ Show 20 LinesTriple Triple::get64BitArchVariant() const {
case Triple::msp430: case Triple::msp430:
case Triple::r600: case Triple::r600:
case Triple::tce: case Triple::tce:
case Triple::thumb: case Triple::thumb:
case Triple::thumbeb: case Triple::thumbeb:
case Triple::xcore: case Triple::xcore:
case Triple::sparcel: case Triple::sparcel:
case Triple::shave: case Triple::shave:
case Triple::aap:
T.setArch(UnknownArch); T.setArch(UnknownArch);
break; break;
case Triple::aarch64: case Triple::aarch64:
case Triple::aarch64_be: case Triple::aarch64_be:
case Triple::bpfel: case Triple::bpfel:
case Triple::bpfeb: case Triple::bpfeb:
case Triple::le64: case Triple::le64:
▲ Show 20 Lines • Show All 45 Lines • ▼ Show 20 LinesTriple Triple::getBigEndianArchVariant() const {
case Triple::nvptx64: case Triple::nvptx64:
case Triple::nvptx: case Triple::nvptx:
case Triple::r600: case Triple::r600:
case Triple::shave: case Triple::shave:
case Triple::spir64: case Triple::spir64:
case Triple::spir: case Triple::spir:
case Triple::wasm32: case Triple::wasm32:
case Triple::wasm64: case Triple::wasm64:
case Triple::aap:
case Triple::x86: case Triple::x86:
case Triple::x86_64: case Triple::x86_64:
case Triple::xcore: case Triple::xcore:
// ARM is intentionally unsupported here, changing the architecture would // ARM is intentionally unsupported here, changing the architecture would
// drop any arch suffixes. // drop any arch suffixes.
case Triple::arm: case Triple::arm:
case Triple::thumb: case Triple::thumb:
▲ Show 20 Lines • Show All 62 Lines • ▼ Show 20 LinesTriple Triple::getLittleEndianArchVariant() const {
case Triple::r600: case Triple::r600:
case Triple::shave: case Triple::shave:
case Triple::sparcel: case Triple::sparcel:
case Triple::spir64: case Triple::spir64:
case Triple::spir: case Triple::spir:
case Triple::thumb: case Triple::thumb:
case Triple::wasm32: case Triple::wasm32:
case Triple::wasm64: case Triple::wasm64:
case Triple::aap:
case Triple::x86: case Triple::x86:
case Triple::x86_64: case Triple::x86_64:
case Triple::xcore: case Triple::xcore:
// Already little endian. // Already little endian.
break; break;
case Triple::aarch64_be: T.setArch(Triple::aarch64); break; case Triple::aarch64_be: T.setArch(Triple::aarch64); break;
case Triple::bpfeb: T.setArch(Triple::bpfel); break; case Triple::bpfeb: T.setArch(Triple::bpfel); break;
▲ Show 20 Lines • Show All 61 Lines • Show Last 20 Lines

lib/Target/AAP/AAP.h

  • This file was added.
//===-- AAP.h - Top-level interface for AAP representation ------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the entry points for global functions defined in the LLVM
// AAP back-end.
//
//===----------------------------------------------------------------------===//
#ifndef TARGET_AAP_H
#define TARGET_AAP_H
#include "MCTargetDesc/AAPMCTargetDesc.h"
#include "llvm/Target/TargetMachine.h"
namespace AAPCC {
// AAP specific condition codes
enum CondCode {
COND_EQ = 0,
COND_NE = 1,
COND_LTS = 2,
COND_GTS = 3,
COND_LTU = 4,
COND_GTU = 5,
COND_INVALID = -1
};
} // end namespace AAP
namespace llvm {
extern Target TheAAPTarget;
class AAPTargetMachine;
FunctionPass *createAAPISelDag(AAPTargetMachine &TM,
CodeGenOpt::Level OptLevel);
} // end namespace llvm
#endif
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

You should probably be using isInt<N> from MathExtras.h for the signed one. And I'd actually suggest adding something like "bool isIntUInt<N>(int64_t)" too. We really shouldn't be duplicating these helpers all over LLVM.

t.p.northover: You should probably be using isInt<N> from MathExtras.h for the signed one. And I'd actually…
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

Apart from this one you seem to be using isImm for unsigned immediates and isOff for signed ones.

I'd sort of suggest isUImm and isSImm or something more explicit, but can certainly live with Imm vs Off if it's consistently applied in the backend.

t.p.northover: Apart from this one you seem to be using isImm for unsigned immediates and isOff for signed…
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

This also seems misnamed, even if nothing else changes.

t.p.northover: This also seems misnamed, even if nothing else changes.
edward-jonesAuthorUnsubmitted
Not Done
ReplyInline Actions

The method names correspond to the immediates used in the InstrInfo.d file, hence the use of 'Off' instead of 'SImm'. It definitely makes sense to rename them though. isImm16 was being (ab)used so that we would match both 0xffff when zext and -1 when sext in assembly, and I need to address that in a more elegant way.

edward-jones: The method names correspond to the immediates used in the InstrInfo.d file, hence the use of…

lib/Target/AAP/AAP.td

  • This file was added.
//===- AAP.td - Describe the AAP Target Machine ------------*- tablegen -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
// Target-independent interfaces which we are implementing
//===----------------------------------------------------------------------===//
include "llvm/Target/Target.td"
//===----------------------------------------------------------------------===//
// AAP Subtarget features.
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
// AAP processors supported.
//===----------------------------------------------------------------------===//
class Proc<string Name, list<SubtargetFeature> Features>
: Processor<Name, NoItineraries, Features>;
def : Proc<"generic", []>;
//===----------------------------------------------------------------------===//
// Register File, Calling Conv, Instruction Descriptions
//===----------------------------------------------------------------------===//
include "AAPRegisterInfo.td"
include "AAPCallingConv.td"
include "AAPInstrFormats.td"
include "AAPInstrInfo.td"
def AAPInstrInfo : InstrInfo;
//===----------------------------------------------------------------------===//
// Declare the target which we are implementing
//===----------------------------------------------------------------------===//
def AAP : Target {
let InstructionSet = AAPInstrInfo;
}

lib/Target/AAP/AAPAsmPrinter.cpp

  • This file was added.
//===-- AAPAsmPrinter.cpp - AAP LLVM assembly writer ----------------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains a printer that converts from our internal representation
// of machine-dependent LLVM code to the AAP assembly language.
//
//===----------------------------------------------------------------------===//
#include "AAP.h"
#include "InstPrinter/AAPInstPrinter.h"
#include "AAPInstrInfo.h"
#include "AAPMCInstLower.h"
#include "AAPTargetMachine.h"
#include "llvm/CodeGen/AsmPrinter.h"
#include "llvm/CodeGen/MachineConstantPool.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/IR/Constants.h"
#include "llvm/IR/DerivedTypes.h"
#include "llvm/IR/Mangler.h"
#include "llvm/IR/Module.h"
#include "llvm/MC/MCAsmInfo.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCStreamer.h"
#include "llvm/MC/MCSymbol.h"
#include "llvm/Support/TargetRegistry.h"
#include "llvm/Support/raw_ostream.h"
using namespace llvm;
#define DEBUG_TYPE "asm-printer"
namespace {
class AAPAsmPrinter : public AsmPrinter {
public:
AAPAsmPrinter(TargetMachine &TM, std::unique_ptr<MCStreamer> Streamer)
: AsmPrinter(TM, std::move(Streamer)) {}
const char *getPassName() const override { return "AAP Assembly Printer"; }
void printOperand(const MachineInstr *MI, int OpNum, raw_ostream &O,
const char *Modifier = nullptr);
bool PrintAsmOperand(const MachineInstr *MI, unsigned OpNo,
unsigned AsmVariant, const char *ExtraCode,
raw_ostream &O) override;
void EmitInstruction(const MachineInstr *MI) override;
};
} // end of anonymous namespace
void AAPAsmPrinter::printOperand(const MachineInstr *MI, int OpNum,
raw_ostream &O, const char *Modifier) {
const MachineOperand &MO = MI->getOperand(OpNum);
switch (MO.getType()) {
default:
llvm_unreachable("Not implemented yet!");
case MachineOperand::MO_Register:
O << '$' << AAPInstPrinter::getRegisterName(MO.getReg());
return;
case MachineOperand::MO_Immediate:
O << MO.getImm();
return;
case MachineOperand::MO_MachineBasicBlock:
O << *MO.getMBB()->getSymbol();
return;
case MachineOperand::MO_GlobalAddress: {
bool isMemOp = Modifier && !strcmp(Modifier, "mem");
uint64_t Offset = MO.getOffset();
// If the global address expression is a part of displacement field with a
// register base, we should not emit any prefix symbol here, e.g.
// mov.w &foo, r1
// vs
// mov.w glb(r1), r2
// Otherwise (!) msp430-as will silently miscompile the output :(
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

This comment doesn't match the alternative output ("#whatever"). Also, the code above suggests it should be "$r1".

t.p.northover: This comment doesn't match the alternative output ("#whatever"). Also, the code above suggests…
O << (isMemOp ? '&' : '#');
if (Offset)
O << '(' << Offset << '+';
O << *getSymbol(MO.getGlobal());
if (Offset)
O << ')';
return;
}
}
}
bool AAPAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNo,
unsigned AsmVariant, const char *ExtraCode,
raw_ostream &O) {
printOperand(MI, OpNo, O);
return false;
}
void AAPAsmPrinter::EmitInstruction(const MachineInstr *MI) {
AAPMCInstLower MCInstLowering(OutContext, *this);
MCInst TmpInst;
MCInstLowering.Lower(MI, TmpInst);
EmitToStreamer(*OutStreamer, TmpInst);
}
// Force static initialization.
extern "C" void LLVMInitializeAAPAsmPrinter() {
RegisterAsmPrinter<AAPAsmPrinter> X(TheAAPTarget);
}

lib/Target/AAP/AAPCallingConv.td

  • This file was added.
//===- AAPCallingConv.td - Calling Conventions for AAP -----*- tablegen -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This describes the calling conventions for the AAP architectures.
//
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
// Return Value Calling Conventions
//===----------------------------------------------------------------------===//
def RetCC_AAP : CallingConv<[
CCIfType<[i16], CCAssignToReg<[R3, R4, R5, R6, R7]>>
]>;
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

R7 differs between the two.

t.p.northover: R7 differs between the two.
//===----------------------------------------------------------------------===//
// Argument Calling Conventions
//===----------------------------------------------------------------------===//
def CC_AAP : CallingConv<[
// Promote i8 args to i16
CCIfType<[i8], CCPromoteToType<i16>>,
// All arguments get passed into registers if there is space.
CCIfType<[i16], CCAssignToReg<[R3, R4, R5, R6]>>,
// Alternatively they are added to the stack.
CCAssignToStack<2, 2>
]>;
def CSR : CalleeSavedRegs<(add R20, R21, R22, R23, R24, R25, R26, R27, R28,
R29, R30, R31)>;
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

I think it's worth commenting on the decisions here: R1 = SP, and trying to have about 66% callee-saved with a possibly varying number of registers.

t.p.northover: I think it's worth commenting on the decisions here: R1 = SP, and trying to have about 66%…

lib/Target/AAP/AAPFrameLowering.h

  • This file was added.
//===-- AAPFrameLowering.h - Frame info for AAP Target ----------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the AAP implementation of the TargetFrameLowering class.
//
//===----------------------------------------------------------------------===//
#ifndef AAPFRAMELOWERING_H
#define AAPFRAMELOWERING_H
#include "llvm/Target/TargetFrameLowering.h"
#include "llvm/Target/TargetMachine.h"
namespace llvm {
class AAPSubtarget;
class AAPFrameLowering : public TargetFrameLowering {
public:
AAPFrameLowering();
/// emitProlog/emitEpilog - These methods insert prolog and epilog code into
/// the function.
void emitPrologue(MachineFunction &MF, MachineBasicBlock &MBB) const override;
void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const override;
bool spillCalleeSavedRegisters(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI,
const std::vector<CalleeSavedInfo> &CSI,
const TargetRegisterInfo *TRI) const override;
bool
restoreCalleeSavedRegisters(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI,
const std::vector<CalleeSavedInfo> &CSI,
const TargetRegisterInfo *TRI) const override;
void
eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB,
MachineBasicBlock::iterator I) const override;
bool hasFP(const MachineFunction &MF) const override;
void processFunctionBeforeFrameFinalized(
MachineFunction &MF, RegScavenger *RS = nullptr) const override;
};
}
#endif

lib/Target/AAP/AAPFrameLowering.cpp

  • This file was added.
//===-- AAPFrameLowering.cpp - Frame info for AAP Target ------------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the AAP implementation of the TargetFrameLowering class.
//
//===----------------------------------------------------------------------===//
#include "AAPFrameLowering.h"
#include "AAP.h"
#include "AAPInstrInfo.h"
#include "AAPMachineFunctionInfo.h"
#include "AAPSubtarget.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/RegisterScavenging.h"
#include "llvm/IR/DataLayout.h"
#include "llvm/IR/Function.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Target/TargetLowering.h"
#include "llvm/Target/TargetOptions.h"
using namespace llvm;
//===----------------------------------------------------------------------===//
// AAPFrameLowering:
//===----------------------------------------------------------------------===//
AAPFrameLowering::AAPFrameLowering()
: TargetFrameLowering(TargetFrameLowering::StackGrowsDown, 2, 0, 2) {}
bool AAPFrameLowering::hasFP(const MachineFunction &MF) const {
return MF.getTarget().Options.DisableFramePointerElim(MF) ||
MF.getFrameInfo()->hasVarSizedObjects();
}
void AAPFrameLowering::emitPrologue(MachineFunction &MF,
MachineBasicBlock &MBB) const {
MachineFrameInfo *MFrameInfo = MF.getFrameInfo();
AAPMachineFunctionInfo *MFuncInfo = MF.getInfo<AAPMachineFunctionInfo>();
const AAPInstrInfo &TII =
*static_cast<const AAPInstrInfo *>(MF.getSubtarget().getInstrInfo());
auto MBBI = MBB.begin();
DebugLoc DL = MBBI != MBB.end() ? MBBI->getDebugLoc() : DebugLoc();
// Get the number of bytes to allocate from the FrameInfo
const uint64_t StackSize = MFrameInfo->getStackSize();
assert(!hasFP(MF) && "Frame pointer unsupported!");
uint64_t NumBytes = StackSize - MFuncInfo->getCalleeSavedFrameSize();
const unsigned SP = AAPRegisterInfo::getStackPtrRegister();
// Adjust the stack pointer if there is a stack to allocate
if (NumBytes) {
const uint64_t Addend = NumBytes % 1023;
const uint64_t NumChunks = NumBytes / 1023;
for (uint64_t i = 0; i < NumChunks; ++i) {
BuildMI(MBB, MBBI, DL, TII.get(AAP::SUBI_i10), SP)
.addReg(SP)
.addImm(1023);
}
if (Addend) {
BuildMI(MBB, MBBI, DL, TII.get(AAP::SUBI_i10), SP)
.addReg(SP)
.addImm(Addend);
}
}
}
void AAPFrameLowering::emitEpilogue(MachineFunction &MF,
MachineBasicBlock &MBB) const {
const MachineFrameInfo *MFrameInfo = MF.getFrameInfo();
AAPMachineFunctionInfo *MFuncInfo = MF.getInfo<AAPMachineFunctionInfo>();
const AAPInstrInfo &TII =
*static_cast<const AAPInstrInfo *>(MF.getSubtarget().getInstrInfo());
auto MBBI = MBB.getLastNonDebugInstr();
DebugLoc DL = MBBI != MBB.end() ? MBBI->getDebugLoc() : DebugLoc();
unsigned RetOpcode = MBBI->getOpcode();
assert(RetOpcode == AAP::JMP &&
"Epilogue can only be inserted in returning blocks");
// Number of bytes to dealloc from FrameInfo
const uint64_t StackSize = MFrameInfo->getStackSize();
uint64_t NumBytes = StackSize - MFuncInfo->getCalleeSavedFrameSize();
const unsigned SP = AAPRegisterInfo::getStackPtrRegister();
assert(!hasFP(MF) && "Frame pointer unsupported!");
if (NumBytes) {
// otherwise adjust by adding back the frame size
const uint64_t Addend = NumBytes % 1023;
const uint64_t NumChunks = NumBytes / 1023;
for (uint64_t i = 0; i < NumChunks; ++i) {
BuildMI(MBB, MBBI, DL, TII.get(AAP::ADDI_i10), SP)
.addReg(SP)
.addImm(1023);
}
if (Addend) {
BuildMI(MBB, MBBI, DL, TII.get(AAP::ADDI_i10), SP)
.addReg(SP)
.addImm(Addend);
}
}
}
bool AAPFrameLowering::spillCalleeSavedRegisters(
MachineBasicBlock &MBB, MachineBasicBlock::iterator MI,
const std::vector<CalleeSavedInfo> &CSI,
const TargetRegisterInfo *TRI) const {
if (CSI.empty()) {
return false;
}
MachineFunction &MF = *MBB.getParent();
const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo();
AAPMachineFunctionInfo *MFuncInfo = MF.getInfo<AAPMachineFunctionInfo>();
DebugLoc DL = MI != MBB.end() ? MI->getDebugLoc() : DebugLoc();
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

These are the default implementations. They can probably be skipped for now.

t.p.northover: These are the default implementations. They can probably be skipped for now.
// Each spilled register is 2 bytes less adjustment to SP
MFuncInfo->setCalleeSavedFrameSize(CSI.size() * 2);
for (unsigned i = CSI.size(); i != 0; --i) {
unsigned Reg = CSI[i - 1].getReg();
// Add Callee-saved register as live-in. It's killed by the spill
const unsigned SP = AAPRegisterInfo::getStackPtrRegister();
MBB.addLiveIn(Reg);
BuildMI(MBB, MI, DL, TII.get(AAP::STW_predec))
.addReg(SP)
.addImm(0)
.addReg(Reg, RegState::Kill);
}
return true;
}
bool AAPFrameLowering::restoreCalleeSavedRegisters(
MachineBasicBlock &MBB, MachineBasicBlock::iterator MI,
const std::vector<CalleeSavedInfo> &CSI,
const TargetRegisterInfo *TRI) const {
if (CSI.empty()) {
return false;
}
MachineFunction &MF = *MBB.getParent();
const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo();
DebugLoc DL = MI != MBB.end() ? MI->getDebugLoc() : DebugLoc();
for (unsigned i = 0; i != CSI.size(); ++i) {
unsigned Reg = CSI[i].getReg();
const unsigned SP = AAPRegisterInfo::getStackPtrRegister();
BuildMI(MBB, MI, DL, TII.get(AAP::LDW_postinc), Reg)
.addReg(SP)
.addImm(0);
}
return true;
}
// This function eliminates ADJCALLSTACKDOWN,
// ADJCALLSTACKUP pseudo instructions
void AAPFrameLowering::eliminateCallFramePseudoInstr(
MachineFunction &MF, MachineBasicBlock &MBB,
MachineBasicBlock::iterator I) const {
assert(!hasFP(MF) && "Frame pointer unsupported!");
MBB.erase(I);
}
void AAPFrameLowering::processFunctionBeforeFrameFinalized(
MachineFunction &MF, RegScavenger *RS) const {}

lib/Target/AAP/AAPISelDAGToDAG.cpp

  • This file was added.
//===-- AAPISelDAGToDAG.cpp - A dag to dag inst selector for AAP ----------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file defines an instruction selector for the AAP target.
//
//===----------------------------------------------------------------------===//
#define DEBUG_TYPE "AAP-isel"
#include "AAP.h"
#include "AAPMachineFunctionInfo.h"
#include "AAPRegisterInfo.h"
#include "AAPSubtarget.h"
#include "AAPTargetMachine.h"
#include "llvm/CodeGen/MachineConstantPool.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/IR/CFG.h"
#include "llvm/IR/GlobalValue.h"
#include "llvm/IR/Instructions.h"
#include "llvm/IR/Intrinsics.h"
#include "llvm/IR/Type.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"
#include "llvm/Target/TargetMachine.h"
using namespace llvm;
//===----------------------------------------------------------------------===//
// Instruction Selector Implementation
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
// AAPDAGToDAGISel - AAP specific code to select AAP machine
// instructions for SelectionDAG operations.
//===----------------------------------------------------------------------===//
namespace {
class AAPDAGToDAGISel : public SelectionDAGISel {
/// TM - Keep a reference to AAPTargetMachine.
AAPTargetMachine &TM;
public:
AAPDAGToDAGISel(AAPTargetMachine &tm, CodeGenOpt::Level OptLevel)
: SelectionDAGISel(tm), TM(tm) {}
// Pass Name
virtual const char *getPassName() const override {
return "AAP DAG->DAG Pattern Instruction Selection";
}
// Include the pieces autogenerated from the target description.
#include "AAPGenDAGISel.inc"
private:
/// getTargetMachine - Return a reference to the TargetMachine, casted
/// to the target-specific type.
const AAPTargetMachine &getTargetMachine() {
return static_cast<const AAPTargetMachine &>(TM);
}
SDNode *Select(SDNode *N) override;
// Complex Pattern for address selection.
bool SelectAddr(SDValue Addr, SDValue &Base, SDValue &Offset);
bool SelectAddr_MO3(SDValue Addr, SDValue &Base, SDValue &Offset);
bool SelectAddr_MO10(SDValue Addr, SDValue &Base, SDValue &Offset);
};
} // end anonymous namespace
/// Select instructions not customized! Used for
/// expanded, promoted and normal instructions
SDNode *AAPDAGToDAGISel::Select(SDNode *Node) {
unsigned Opcode = Node->getOpcode();
SDLoc dl(Node);
// Dump information about the Node being selected
DEBUG(errs() << "Selecting: "; Node->dump(CurDAG); errs() << "\n");
// If we have a custom node, we already have selected!
if (Node->isMachineOpcode()) {
DEBUG(errs() << "== "; Node->dump(CurDAG); errs() << "\n");
return NULL;
}
///
// Instruction Selection not handled by the auto-generated
// tablegen selection should be handled here.
///
switch (Opcode) {
case ISD::FrameIndex: {
assert(Node->getValueType(0) == MVT::i16);
int FI = cast<FrameIndexSDNode>(Node)->getIndex();
SDValue TFI = CurDAG->getTargetFrameIndex(FI, MVT::i16);
// Handle single use
return CurDAG->getMachineNode(AAP::LEA, dl, MVT::i16, TFI,
CurDAG->getTargetConstant(0, dl, MVT::i16));
}
default:
break;
}
// Select the default instruction
SDNode *ResNode = SelectCode(Node);
DEBUG(errs() << "=> ");
if (ResNode == NULL || ResNode == Node)
DEBUG(Node->dump(CurDAG));
else
DEBUG(ResNode->dump(CurDAG));
DEBUG(errs() << "\n");
return ResNode;
}
static bool isOff3(int64_t Imm) { return (Imm >= -4 && Imm <= 3); }
static bool isOff10(int64_t Imm) { return (Imm >= -512 && Imm <= 511); }
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

These should probably be with the others.

t.p.northover: These should probably be with the others.
bool AAPDAGToDAGISel::SelectAddr(SDValue Addr, SDValue &Base, SDValue &Offset) {
// if Address is FI, get the TargetFrameIndex
if (FrameIndexSDNode *FIN = dyn_cast<FrameIndexSDNode>(Addr)) {
SDLoc dl(FIN);
Base = CurDAG->getTargetFrameIndex(FIN->getIndex(), MVT::i16);
Offset = CurDAG->getTargetConstant(0, dl, MVT::i16);
return true;
}
if ((Addr.getOpcode() == ISD::TargetExternalSymbol ||
Addr.getOpcode() == ISD::TargetGlobalAddress)) {
return false;
}
bool isConstantOffset = CurDAG->isBaseWithConstantOffset(Addr);
bool isSubOffset = Addr.getOpcode() == ISD::SUB;
// Addresses of the form Addr+const, Addr-const or Addr|const
if ((isConstantOffset || isSubOffset) &&
isa<ConstantSDNode>(Addr.getOperand(1))) {
ConstantSDNode *CN = dyn_cast<ConstantSDNode>(Addr.getOperand(1));
SDLoc dl(CN);
if (isInt<16>(CN->getSExtValue())) {
// If the first operand is a FI, get the TargetFI Node
if (FrameIndexSDNode *FIN =
dyn_cast<FrameIndexSDNode>(Addr.getOperand(0))) {
Base = CurDAG->getTargetFrameIndex(FIN->getIndex(), MVT::i16);
} else {
Base = Addr.getOperand(0);
}
int64_t off = CN->getSExtValue();
if (isConstantOffset) {
Offset = CurDAG->getTargetConstant(off, dl, MVT::i16);
} else if (isSubOffset) {
Offset = CurDAG->getTargetConstant(-off, dl, MVT::i16);
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

I think this should be an assertion. It makes it clearer that Offset is always set, which is a requirement for returning true.

t.p.northover: I think this should be an assertion. It makes it clearer that Offset is always set, which is a…
}
return true;
}
}
return false;
}
bool AAPDAGToDAGISel::SelectAddr_MO3(SDValue Addr, SDValue &Base,
SDValue &Offset) {
SDValue B, O;
bool ret = SelectAddr(Addr, B, O);
if (ret && isa<ConstantSDNode>(O)) {
int64_t c = dyn_cast<ConstantSDNode>(O)->getSExtValue();
if (isOff3(c)) {
Base = B;
Offset = O;
return true;
}
}
return false;
}
bool AAPDAGToDAGISel::SelectAddr_MO10(SDValue Addr, SDValue &Base,
SDValue &Offset) {
SDValue B, O;
bool ret = SelectAddr(Addr, B, O);
if (ret && isa<ConstantSDNode>(O)) {
int64_t c = dyn_cast<ConstantSDNode>(O)->getSExtValue();
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

Thisn't the second check always true here? As far as I can see if SelectAddr succeeds then it always creates a TargetConstant.

t.p.northover: Thisn't the second check always true here? As far as I can see if SelectAddr succeeds then it…
if (isOff10(c)) {
Base = B;
Offset = O;
return true;
}
}
return false;
}
/// createAAPISelDag - This pass converts a legalized DAG into a
/// AAP-specific DAG, ready for instruction scheduling.
FunctionPass *llvm::createAAPISelDag(AAPTargetMachine &TM,
CodeGenOpt::Level OptLevel) {
return new AAPDAGToDAGISel(TM, OptLevel);
}

lib/Target/AAP/AAPISelLowering.h

  • This file was added.
//===-- AAPISelLowering.h - AAP DAG Lowering Interface ----------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file defines the interfaces that AAP uses to lower LLVM code into a
// selection DAG.
//
//===----------------------------------------------------------------------===//
#ifndef AAPISELLOWERING_H
#define AAPISELLOWERING_H
#include "AAP.h"
#include "llvm/CodeGen/SelectionDAG.h"
#include "llvm/Target/TargetLowering.h"
namespace llvm {
// Forward delcarations
class AAPSubtarget;
class AAPTargetMachine;
namespace AAPISD {
enum NodeType {
// Start the numbering where the builtin ops and target ops leave off.
FIRST_NUMBER = ISD::BUILTIN_OP_END,
/// Return with a flag operand. Operand 0 is the chain.
RET_FLAG,
/// CALL - A node to wrap calls.
CALL,
/// Wrapper - A wrapper node for TargetConstantPool, TargetExternalSymbol,
/// and TargetGlobalAddress.
Wrapper,
/// BR_CC - Custom brcc node, where the condition code is an AAP
/// specific value
BR_CC,
/// SELECT_CC - Custom selectcc node, where the condition code is an
/// AAP specific value
SELECT_CC
};
}
//===--------------------------------------------------------------------===//
// TargetLowering Implementation
//===--------------------------------------------------------------------===//
class AAPTargetLowering : public TargetLowering {
public:
explicit AAPTargetLowering(const TargetMachine &TM, const AAPSubtarget &STI);
/// getTargetNodeName - This method returns the name of a target specific
// DAG node.
const char *getTargetNodeName(unsigned Opcode) const override;
/// getSetCCResultType - Return the ISD::SETCC ValueType
EVT getSetCCResultType(const DataLayout &DL, LLVMContext &Context,
EVT VT) const override;
//===--------------------- Custom DAG Combine ---------------------------===//
public:
SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override;
private:
SDValue PerformADDCombine(SDNode *N, DAGCombinerInfo &DCE) const;
//===----------------------- Custom Lowering ----------------------------===//
public:
/// LowerOperation - Provide custom lowering hooks for some operations.
SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override;
private:
SDValue LowerGlobalAddress(SDValue Op, SelectionDAG &DAG) const;
SDValue LowerBR_CC(SDValue Op, SelectionDAG &DAG) const;
SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const;
SDValue LowerVASTART(SDValue Op, SelectionDAG &DAG) const;
//===-------------------- Calling Convention Implementation -------------===//
private:
SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv,
bool isVarArg,
const SmallVectorImpl<ISD::InputArg> &Ins,
SDLoc dl, SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const override;
SDValue LowerCall(TargetLowering::CallLoweringInfo &CLI,
SmallVectorImpl<SDValue> &InVals) const override;
SDValue LowerCCCCallTo(SDValue Chain, SDValue Callee,
CallingConv::ID CallConv, bool isVarArg,
bool isTailCall,
const SmallVectorImpl<ISD::OutputArg> &Outs,
const SmallVectorImpl<SDValue> &OutVals,
const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl,
SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const;
SDValue LowerCCCArguments(SDValue Chain, CallingConv::ID CallConv,
bool isVarArg,
const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl,
SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const;
SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
CallingConv::ID CallConv, bool isVarArg,
const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl,
SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const;
SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg,
const SmallVectorImpl<ISD::OutputArg> &Outs,
const SmallVectorImpl<SDValue> &OutVals, SDLoc dl,
SelectionDAG &DAG) const override;
//===---------------- AAP Custom Instruction Emissions -------------------===//
public:
MachineBasicBlock *
EmitInstrWithCustomInserter(MachineInstr *MI,
MachineBasicBlock *MBB) const override;
private:
MachineBasicBlock *emitBrCC(MachineInstr *MI, MachineBasicBlock *MBB) const;
MachineBasicBlock *emitSelectCC(MachineInstr *MI,
MachineBasicBlock *MBB) const;
//===--------------------- AAP Inline Assembly Support -------------------===//
public:
TargetLowering::ConstraintType
getConstraintType(const StringRef Constraint) const override;
std::pair<unsigned, const TargetRegisterClass *>
getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI,
StringRef Constraint, MVT VT) const override;
};
}
#endif

lib/Target/AAP/AAPISelLowering.cpp

  • This file was added.
//===-- AAPISelLowering.cpp - AAP DAG Lowering Implementation ------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file implements the AAPTargetLowering class.
//
//===----------------------------------------------------------------------===//
#include "AAPISelLowering.h"
#include "AAP.h"
#include "AAPMachineFunctionInfo.h"
#include "AAPRegisterInfo.h"
#include "AAPSubtarget.h"
#include "AAPTargetMachine.h"
#include "llvm/CodeGen/CallingConvLower.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/CodeGen/TargetLoweringObjectFileImpl.h"
#include "llvm/CodeGen/ValueTypes.h"
#include "llvm/IR/CallingConv.h"
#include "llvm/IR/DerivedTypes.h"
#include "llvm/IR/Function.h"
#include "llvm/IR/GlobalAlias.h"
#include "llvm/IR/GlobalVariable.h"
#include "llvm/IR/Intrinsics.h"
#include "llvm/Support/CommandLine.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"
using namespace llvm;
#define DEBUG_TYPE "aap-lower"
AAPTargetLowering::AAPTargetLowering(const TargetMachine &TM,
const AAPSubtarget &STI)
: TargetLowering(TM) {
// Set up the register classes.
addRegisterClass(MVT::i16, &AAP::GR8RegClass);
addRegisterClass(MVT::i16, &AAP::GR64RegClass);
computeRegisterProperties(STI.getRegisterInfo());
setStackPointerRegisterToSaveRestore(AAPRegisterInfo::getStackPtrRegister());
setBooleanContents(ZeroOrOneBooleanContent);
setBooleanVectorContents(ZeroOrOneBooleanContent);
// We have post-incremented loads / stores.
// setIndexedLoadAction(ISD::POST_INC, MVT::i8, Legal);
// setIndexedLoadAction(ISD::POST_INC, MVT::i16, Legal);
// Only basic load with zero extension i8 -> i16 is supported
// Note: EXTLOAD promotion will trigger an assertion
setLoadExtAction(ISD::EXTLOAD, MVT::i8, MVT::i1, Promote);
setLoadExtAction(ISD::EXTLOAD, MVT::i16, MVT::i1, Promote);
setLoadExtAction(ISD::ZEXTLOAD, MVT::i8, MVT::i1, Expand);
setLoadExtAction(ISD::ZEXTLOAD, MVT::i16, MVT::i1, Expand);
setLoadExtAction(ISD::SEXTLOAD, MVT::i8, MVT::i1, Expand);
setLoadExtAction(ISD::SEXTLOAD, MVT::i16, MVT::i1, Expand);
setLoadExtAction(ISD::SEXTLOAD, MVT::i16, MVT::i8, Expand);
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

I'm surprised to see so many types in this list (including below) when only MVT::i16 (and possibly MVT::Other) is actually legal.

The type legaliser mostly just goes about its business without checking these, so you can almost certainly drop most of the i1 & i8 entries.

I'd also be very surprised if more than one of the MVT::i16 and MVT::Other cases actually applied in most cases. For example a SELECT should never have an MVT::Other input or result.

It's more complicated for other functions (e.g. setLoadExtAction), so you should expect more of those to be needed.

t.p.northover: I'm surprised to see so many types in this list (including below) when only MVT::i16 (and…
edward-jonesAuthorUnsubmitted
Not Done
ReplyInline Actions

Yes, I definitely need to clear these up.

edward-jones: Yes, I definitely need to clear these up.
setOperationAction(ISD::GlobalAddress, MVT::i16, Custom);
setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i1, Expand);
setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i8, Expand);
// Handle conditionals via brcc and selectcc
setOperationAction(ISD::BRCOND, MVT::i8, Expand);
setOperationAction(ISD::BRCOND, MVT::i16, Expand);
setOperationAction(ISD::BRCOND, MVT::Other, Expand);
setOperationAction(ISD::SELECT, MVT::i8, Expand);
setOperationAction(ISD::SELECT, MVT::i16, Expand);
setOperationAction(ISD::SELECT, MVT::Other, Expand);
setOperationAction(ISD::SETCC, MVT::i8, Expand);
setOperationAction(ISD::SETCC, MVT::i16, Expand);
setOperationAction(ISD::SETCC, MVT::Other, Expand);
setOperationAction(ISD::SELECT_CC, MVT::i8, Promote);
setOperationAction(ISD::SELECT_CC, MVT::i16, Custom);
setOperationAction(ISD::BR_CC, MVT::i8, Promote);
setOperationAction(ISD::BR_CC, MVT::i16, Custom);
// Currently no support for indirect branches
setOperationAction(ISD::BRIND, MVT::Other, Expand);
// No support for jump tables
setOperationAction(ISD::JumpTable, MVT::i8, Expand);
setOperationAction(ISD::JumpTable, MVT::i16, Expand);
setOperationAction(ISD::BR_JT, MVT::Other, Expand);
// vaarg
setOperationAction(ISD::VASTART, MVT::Other, Custom);
setOperationAction(ISD::VAARG, MVT::Other, Expand);
setOperationAction(ISD::VAEND, MVT::Other, Expand);
setOperationAction(ISD::VACOPY, MVT::Other, Expand);
// ALU operations unsupported by the architecture
setOperationAction(ISD::SDIV, MVT::i8, Expand);
setOperationAction(ISD::SDIV, MVT::i16, Expand);
setOperationAction(ISD::UDIV, MVT::i8, Expand);
setOperationAction(ISD::UDIV, MVT::i16, Expand);
setOperationAction(ISD::UREM, MVT::i8, Expand);
setOperationAction(ISD::UREM, MVT::i16, Expand);
setOperationAction(ISD::SREM, MVT::i8, Expand);
setOperationAction(ISD::SREM, MVT::i16, Expand);
setOperationAction(ISD::SDIVREM, MVT::i8, Expand);
setOperationAction(ISD::SDIVREM, MVT::i16, Expand);
setOperationAction(ISD::UDIVREM, MVT::i8, Expand);
setOperationAction(ISD::UDIVREM, MVT::i16, Expand);
setOperationAction(ISD::MUL, MVT::i8, Expand);
setOperationAction(ISD::MUL, MVT::i16, Expand);
setOperationAction(ISD::MULHS, MVT::i8, Expand);
setOperationAction(ISD::MULHS, MVT::i16, Expand);
setOperationAction(ISD::MULHU, MVT::i8, Expand);
setOperationAction(ISD::MULHU, MVT::i16, Expand);
setOperationAction(ISD::SMUL_LOHI, MVT::i8, Expand);
setOperationAction(ISD::SMUL_LOHI, MVT::i16, Expand);
setOperationAction(ISD::UMUL_LOHI, MVT::i8, Expand);
setOperationAction(ISD::UMUL_LOHI, MVT::i16, Expand);
// Use ADDE/SUBE
setOperationAction(ISD::SUBC, MVT::i8, Expand);
setOperationAction(ISD::SUBC, MVT::i16, Expand);
setOperationAction(ISD::ROTL, MVT::i8, Expand);
setOperationAction(ISD::ROTL, MVT::i16, Expand);
setOperationAction(ISD::ROTR, MVT::i8, Expand);
setOperationAction(ISD::ROTR, MVT::i16, Expand);
setOperationAction(ISD::SHL_PARTS, MVT::i8, Expand);
setOperationAction(ISD::SHL_PARTS, MVT::i16, Expand);
setOperationAction(ISD::SRL_PARTS, MVT::i8, Expand);
setOperationAction(ISD::SRL_PARTS, MVT::i16, Expand);
setOperationAction(ISD::SRA_PARTS, MVT::i8, Expand);
setOperationAction(ISD::SRA_PARTS, MVT::i16, Expand);
setOperationAction(ISD::BSWAP, MVT::i8, Expand);
setOperationAction(ISD::BSWAP, MVT::i16, Expand);
setOperationAction(ISD::CTTZ, MVT::i8, Expand);
setOperationAction(ISD::CTTZ, MVT::i16, Expand);
setOperationAction(ISD::CTTZ_ZERO_UNDEF, MVT::i8, Expand);
setOperationAction(ISD::CTTZ_ZERO_UNDEF, MVT::i16, Expand);
setOperationAction(ISD::CTLZ, MVT::i8, Expand);
setOperationAction(ISD::CTLZ, MVT::i16, Expand);
setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i8, Expand);
setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i16, Expand);
setOperationAction(ISD::CTPOP, MVT::i8, Expand);
setOperationAction(ISD::CTPOP, MVT::i16, Expand);
// Custom DAGCombine operations
setTargetDAGCombine(ISD::ADD);
setMinFunctionAlignment(1);
setPrefFunctionAlignment(2);
}
const char *AAPTargetLowering::getTargetNodeName(unsigned Opcode) const {
switch (Opcode) {
default:
return nullptr;
case AAPISD::RET_FLAG:
return "AAPISD::RET_FLAG";
case AAPISD::CALL:
return "AAPISD::CALL";
case AAPISD::Wrapper:
return "AAPISD::Wrapper";
case AAPISD::SELECT_CC:
return "AAPISD::SELECT_CC";
}
}
EVT AAPTargetLowering::getSetCCResultType(const DataLayout &DL,
LLVMContext &Context,
EVT VT) const {
if (!VT.isVector()) {
return MVT::i16;
}
return VT.changeVectorElementTypeToInteger();
}
//===----------------------------------------------------------------------===//
// Custom DAG Combine Implementation
//===----------------------------------------------------------------------===//
SDValue AAPTargetLowering::PerformDAGCombine(SDNode *N,
DAGCombinerInfo &DCI) const {
switch (N->getOpcode()) {
case ISD::ADD:
return PerformADDCombine(N, DCI);
default:
break;
}
return SDValue();
}
SDValue AAPTargetLowering::PerformADDCombine(SDNode *N,
DAGCombinerInfo &DCI) const {
SelectionDAG &DAG = DCI.DAG;
// fold add -ve -> sub +ve
SDValue LHS = N->getOperand(0);
SDValue RHS = N->getOperand(1);
SDLoc dl(N);
ConstantSDNode *Const = dyn_cast<ConstantSDNode>(RHS);
if (!Const) {
return SDValue();
}
int64_t Value = Const->getSExtValue();
if (Value >= 0) {
return SDValue();
}
RHS = DAG.getConstant(-Value, dl, RHS.getValueType());
SDValue Res = DAG.getNode(ISD::SUB, dl, N->getValueType(0), LHS, RHS);
DAG.ReplaceAllUsesWith(N, Res.getNode());
return SDValue(N, 0);
}
//===----------------------------------------------------------------------===//
// Custom Lowering Implementation
//===----------------------------------------------------------------------===//
SDValue AAPTargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG) const {
switch (Op.getOpcode()) {
case ISD::GlobalAddress:
return LowerGlobalAddress(Op, DAG);
case ISD::BR_CC:
return LowerBR_CC(Op, DAG);
case ISD::SELECT_CC:
return LowerSELECT_CC(Op, DAG);
case ISD::VASTART:
return LowerVASTART(Op, DAG);
}
llvm_unreachable("unimplemented operand");
}
// Get the AAP specific condition code for a given CondCode DAG node.
// The first element of the pair is a bool dictating whether the returned
// condition code requires the operands to be swapped.
// The second element of the pair is the equivalent AAP condition code
static std::pair<bool, AAPCC::CondCode> getAAPCondCode(ISD::CondCode CC) {
AAPCC::CondCode TargetCC;
bool shouldSwapOps;
switch (CC) {
// These have a direct equivalent
case ISD::SETEQ:
TargetCC = AAPCC::COND_EQ;
break;
case ISD::SETNE:
TargetCC = AAPCC::COND_NE;
break;
case ISD::SETLT:
TargetCC = AAPCC::COND_LTS;
break;
case ISD::SETGT:
TargetCC = AAPCC::COND_GTS;
break;
case ISD::SETULT:
TargetCC = AAPCC::COND_LTU;
break;
case ISD::SETUGT:
TargetCC = AAPCC::COND_GTU;
break;
// These require lhs/rhs to be swapped, therefore the condition returned
// is inverted
case ISD::SETLE:
TargetCC = AAPCC::COND_GTS;
break;
case ISD::SETGE:
TargetCC = AAPCC::COND_LTS;
break;
case ISD::SETULE:
TargetCC = AAPCC::COND_GTU;
break;
case ISD::SETUGE:
TargetCC = AAPCC::COND_LTU;
break;
default:
llvm_unreachable("Unknown condition for brcc lowering");
}
shouldSwapOps = (CC == ISD::SETLE) || (CC == ISD::SETGE) ||
(CC == ISD::SETULE) || (CC == ISD::SETUGE);
return std::make_pair(shouldSwapOps, TargetCC);
}
// Map the generic BR_CC instruction to a specific branch instruction based
// on the provided AAP condition code
static unsigned getBranchOpForCondition(int branchOp, AAPCC::CondCode CC) {
assert(branchOp == AAP::BR_CC || branchOp == AAP::BR_CC);
if (branchOp == AAP::BR_CC) {
switch (CC) {
case AAPCC::COND_EQ:
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

An array is usually simpler here. You don't actually need any SmallVector properties, just that the type is convertible to an ArrayRef<SDValue>. So you more often see code like:

SDValue Ops[] = { Chain, DAG.getConstant(TargetCC, dl, MVT::i16), ... };
t.p.northover: An array is usually simpler here. You don't actually need any SmallVector properties, just that…
branchOp = AAP::BEQ_;
break;
case AAPCC::COND_NE:
branchOp = AAP::BNE_;
break;
case AAPCC::COND_LTS:
branchOp = AAP::BLTS_;
break;
case AAPCC::COND_GTS:
branchOp = AAP::BGTS_;
break;
case AAPCC::COND_LTU:
branchOp = AAP::BLTU_;
break;
case AAPCC::COND_GTU:
branchOp = AAP::BGTU_;
break;
default:
llvm_unreachable("Unknown condition code!");
}
} else {
switch (CC) {
case AAPCC::COND_EQ:
branchOp = AAP::BEQ_;
break;
case AAPCC::COND_NE:
branchOp = AAP::BNE_;
break;
case AAPCC::COND_LTS:
branchOp = AAP::BLTS_;
break;
case AAPCC::COND_GTS:
branchOp = AAP::BGTS_;
break;
case AAPCC::COND_LTU:
branchOp = AAP::BLTU_;
break;
case AAPCC::COND_GTU:
branchOp = AAP::BGTU_;
break;
default:
llvm_unreachable("Unknown condition code!");
}
}
return branchOp;
}
SDValue AAPTargetLowering::LowerBR_CC(SDValue Op, SelectionDAG &DAG) const {
SDLoc dl(Op);
SDValue Chain = Op.getOperand(0);
ISD::CondCode CC = cast<CondCodeSDNode>(Op.getOperand(1))->get();
SDValue LHS = Op.getOperand(2);
SDValue RHS = Op.getOperand(3);
SDValue BranchTarget = Op.getOperand(4);
// get equivalent AAP condition code, swap operands if necessary
std::pair<bool, AAPCC::CondCode> CCPair = getAAPCondCode(CC);
bool SwapOperands = CCPair.first;
AAPCC::CondCode TargetCC = CCPair.second;
SmallVector<SDValue, 5> Ops;
Ops.push_back(Chain);
Ops.push_back(DAG.getConstant(TargetCC, dl, MVT::i16));
if (!SwapOperands) {
Ops.push_back(LHS);
Ops.push_back(RHS);
} else {
Ops.push_back(RHS);
Ops.push_back(LHS);
}
Ops.push_back(BranchTarget);
return DAG.getNode(AAPISD::BR_CC, dl, Op.getValueType(), Ops);
}
SDValue AAPTargetLowering::LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const {
SDLoc dl(Op);
SDValue LHS = Op.getOperand(0);
SDValue RHS = Op.getOperand(1);
SDValue TrueValue = Op.getOperand(2);
SDValue FalseValue = Op.getOperand(3);
ISD::CondCode CC = cast<CondCodeSDNode>(Op.getOperand(4))->get();
// get equivalent AAP condition code, swap operands if necessary
std::pair<bool, AAPCC::CondCode> CCPair = getAAPCondCode(CC);
bool SwapOperands = CCPair.first;
AAPCC::CondCode TargetCC = CCPair.second;
SmallVector<SDValue, 5> Ops;
if (!SwapOperands) {
Ops.push_back(LHS);
Ops.push_back(RHS);
} else {
Ops.push_back(RHS);
Ops.push_back(LHS);
}
Ops.push_back(TrueValue);
Ops.push_back(FalseValue);
Ops.push_back(DAG.getConstant(TargetCC, dl, MVT::i16));
return DAG.getNode(AAPISD::SELECT_CC, dl, Op.getValueType(), Ops);
}
SDValue AAPTargetLowering::LowerVASTART(SDValue Op, SelectionDAG &DAG) const {
MachineFunction &MF = DAG.getMachineFunction();
AAPMachineFunctionInfo *MFI = MF.getInfo<AAPMachineFunctionInfo>();
const DataLayout &DL = DAG.getDataLayout();
// Frame index of first vaarg argument
SDValue FrameIndex =
DAG.getFrameIndex(MFI->getVarArgsFrameIndex(), getPointerTy(DL));
const Value *Src = cast<SrcValueSDNode>(Op.getOperand(2))->getValue();
// Create a store of the frame index to the location operand
return DAG.getStore(Op.getOperand(0), SDLoc(Op), FrameIndex,
Op.getOperand(1), MachinePointerInfo(Src),
false, false, 0);
}
SDValue AAPTargetLowering::LowerGlobalAddress(SDValue Op,
SelectionDAG &DAG) const {
const DataLayout DL = DAG.getDataLayout();
const GlobalValue *GV = cast<GlobalAddressSDNode>(Op)->getGlobal();
int64_t Offset = cast<GlobalAddressSDNode>(Op)->getOffset();
// Create the TargetGlobalAddress node, folding in the constant offset.
SDValue Result =
DAG.getTargetGlobalAddress(GV, SDLoc(Op), getPointerTy(DL), Offset);
return DAG.getNode(AAPISD::Wrapper, SDLoc(Op), getPointerTy(DL), Result);
}
//===----------------------------------------------------------------------===//
// Calling Convention Implementation
//===----------------------------------------------------------------------===//
#include "AAPGenCallingConv.inc"
/// For each argument in a function store the number of pieces it is composed
/// of.
template <typename ArgT>
static void ParseFunctionArgs(const SmallVectorImpl<ArgT> &Args,
SmallVectorImpl<unsigned> &Out) {
unsigned CurrentArgIndex = ~0U;
for (unsigned i = 0, e = Args.size(); i != e; i++) {
if (CurrentArgIndex == Args[i].OrigArgIndex) {
Out.back()++;
} else {
Out.push_back(1);
CurrentArgIndex++;
}
}
}
SDValue AAPTargetLowering::LowerFormalArguments(
SDValue Chain, CallingConv::ID CallConv, bool isVarArg,
const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl, SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const {
switch (CallConv) {
default:
llvm_unreachable("Unsupported calling convention");
case CallingConv::C:
case CallingConv::Fast:
return LowerCCCArguments(Chain, CallConv, isVarArg, Ins, dl, DAG, InVals);
}
}
SDValue AAPTargetLowering::LowerCall(TargetLowering::CallLoweringInfo &CLI,
SmallVectorImpl<SDValue> &InVals) const {
SelectionDAG &DAG = CLI.DAG;
SDLoc &dl = CLI.DL;
SmallVectorImpl<ISD::OutputArg> &Outs = CLI.Outs;
SmallVectorImpl<SDValue> &OutVals = CLI.OutVals;
SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins;
SDValue Chain = CLI.Chain;
SDValue Callee = CLI.Callee;
bool &isTailCall = CLI.IsTailCall;
CallingConv::ID CallConv = CLI.CallConv;
bool isVarArg = CLI.IsVarArg;
// AAP target does not yet support tail call optimization.
isTailCall = false;
switch (CallConv) {
default:
llvm_unreachable("Unsupported calling convention");
case CallingConv::Fast:
case CallingConv::C:
return LowerCCCCallTo(Chain, Callee, CallConv, isVarArg, isTailCall, Outs,
OutVals, Ins, dl, DAG, InVals);
}
}
/// LowerCCCArguments - transform physical registers into virtual registers and
/// generate load operations for arguments places on the stack.
SDValue AAPTargetLowering::LowerCCCArguments(
SDValue Chain, CallingConv::ID CallConv, bool isVarArg,
const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl, SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const {
MachineFunction &MF = DAG.getMachineFunction();
MachineFrameInfo *MFI = MF.getFrameInfo();
MachineRegisterInfo &RegInfo = MF.getRegInfo();
AAPMachineFunctionInfo *FuncInfo = MF.getInfo<AAPMachineFunctionInfo>();
// Assign locations to all of the incoming arguments.
SmallVector<CCValAssign, 16> ArgLocs;
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), ArgLocs,
*DAG.getContext());
CCInfo.AnalyzeFormalArguments(Ins, CC_AAP);
// Create frame index for the start of the first vararg value
if (isVarArg) {
unsigned Offset = CCInfo.getNextStackOffset();
FuncInfo->setVarArgsFrameIndex(MFI->CreateFixedObject(1, Offset, true));
}
for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) {
CCValAssign &VA = ArgLocs[i];
if (VA.isRegLoc()) {
// Arguments passed in registers
EVT RegVT = VA.getLocVT();
switch (RegVT.getSimpleVT().SimpleTy) {
default: {
#ifndef NDEBUG
errs() << "LowerFormalArguments Unhandled argument type: "
<< RegVT.getSimpleVT().SimpleTy << "\n";
#endif
llvm_unreachable(0);
}
case MVT::i16:
unsigned VReg = RegInfo.createVirtualRegister(&AAP::GR64RegClass);
RegInfo.addLiveIn(VA.getLocReg(), VReg);
SDValue ArgValue = DAG.getCopyFromReg(Chain, dl, VReg, RegVT);
// If this is an 8-bit value, it is really passed promoted to 16
// bits. Insert an assert[sz]ext to capture this, then truncate to the
// right size.
if (VA.getLocInfo() == CCValAssign::SExt)
ArgValue = DAG.getNode(ISD::AssertSext, dl, RegVT, ArgValue,
DAG.getValueType(VA.getValVT()));
else if (VA.getLocInfo() == CCValAssign::ZExt)
ArgValue = DAG.getNode(ISD::AssertZext, dl, RegVT, ArgValue,
DAG.getValueType(VA.getValVT()));
if (VA.getLocInfo() != CCValAssign::Full)
ArgValue = DAG.getNode(ISD::TRUNCATE, dl, VA.getValVT(), ArgValue);
InVals.push_back(ArgValue);
}
} else {
// Sanity check
assert(VA.isMemLoc());
SDValue InVal;
ISD::ArgFlagsTy Flags = Ins[i].Flags;
if (Flags.isByVal()) {
int FI = MFI->CreateFixedObject(Flags.getByValSize(),
VA.getLocMemOffset(), true);
InVal = DAG.getFrameIndex(FI, getPointerTy(DAG.getDataLayout()));
} else {
// Load the argument to a virtual register
unsigned ObjSize = VA.getLocVT().getSizeInBits() / 8;
if (ObjSize > 2) {
errs() << "LowerFormalArguments Unhandled argument type: "
<< EVT(VA.getLocVT()).getEVTString() << "\n";
}
// Create the frame index object for this incoming parameter...
int FI = MFI->CreateFixedObject(ObjSize, VA.getLocMemOffset(), true);
// Create the SelectionDAG nodes corresponding to a load
// from this parameter
SDValue FIN = DAG.getFrameIndex(FI, MVT::i16);
InVal = DAG.getLoad(VA.getLocVT(), dl, Chain, FIN,
MachinePointerInfo::getFixedStack(MF, FI), false,
false, false, 0);
}
InVals.push_back(InVal);
}
}
return Chain;
}
SDValue
AAPTargetLowering::LowerReturn(SDValue Chain, CallingConv::ID CallConv,
bool isVarArg,
const SmallVectorImpl<ISD::OutputArg> &Outs,
const SmallVectorImpl<SDValue> &OutVals,
SDLoc dl, SelectionDAG &DAG) const {
// CCValAssign - represent the assignment of the return value to a location
SmallVector<CCValAssign, 16> RVLocs;
// CCState - Info about the registers and stack slot.
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), RVLocs,
*DAG.getContext());
// Analize return values.
CCInfo.AnalyzeReturn(Outs, RetCC_AAP);
SDValue Flag;
SmallVector<SDValue, 4> RetOps(1, Chain);
// Add the link register as the first operand
RetOps.push_back(
DAG.getRegister(AAPRegisterInfo::getLinkRegister(), MVT::i16));
// Copy the result values into the output registers.
for (unsigned i = 0; i != RVLocs.size(); ++i) {
CCValAssign &VA = RVLocs[i];
assert(VA.isRegLoc() && "Can only return in registers!");
Chain = DAG.getCopyToReg(Chain, dl, VA.getLocReg(), OutVals[i], Flag);
// Guarantee that all emitted copies are stuck together,
// avoiding something bad.
Flag = Chain.getValue(1);
RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT()));
}
RetOps[0] = Chain; // Update chain.
// Add the flag if we have it.
if (Flag.getNode())
RetOps.push_back(Flag);
return DAG.getNode(AAPISD::RET_FLAG, dl, {MVT::Other, MVT::i16}, RetOps);
}
/// LowerCCCCallTo - functions arguments are copied from virtual regs to
/// (physical regs)/(stack frame), CALLSEQ_START and CALLSEQ_END are emitted.
SDValue AAPTargetLowering::LowerCCCCallTo(
SDValue Chain, SDValue Callee, CallingConv::ID CallConv, bool isVarArg,
bool isTailCall, const SmallVectorImpl<ISD::OutputArg> &Outs,
const SmallVectorImpl<SDValue> &OutVals,
const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl, SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const {
const DataLayout &DL = DAG.getDataLayout();
// Analyze operands of the call, assigning locations to each operand.
SmallVector<CCValAssign, 16> ArgLocs;
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), ArgLocs,
*DAG.getContext());
CCInfo.AnalyzeCallOperands(Outs, CC_AAP);
// Get a count of how many bytes are to be pushed on the stack.
unsigned NumBytes = CCInfo.getNextStackOffset();
Chain = DAG.getCALLSEQ_START(
Chain, DAG.getConstant(NumBytes, dl, getPointerTy(DL), true), dl);
SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass;
SmallVector<SDValue, 12> MemOpChains;
SDValue StackPtr;
// Walk the register/memloc assignments, inserting copies/loads.
for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) {
CCValAssign &VA = ArgLocs[i];
SDValue Arg = OutVals[i];
// Promote the value if needed.
switch (VA.getLocInfo()) {
default:
llvm_unreachable("Unknown loc info!");
case CCValAssign::Full:
break;
case CCValAssign::SExt:
Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg);
break;
case CCValAssign::ZExt:
Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg);
break;
case CCValAssign::AExt:
Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg);
break;
}
// Arguments that can be passed on register must be kept at RegsToPass
// vector
if (VA.isRegLoc()) {
RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
} else {
assert(VA.isMemLoc());
if (StackPtr.getNode() == 0)
StackPtr = DAG.getCopyFromReg(Chain, dl,
AAPRegisterInfo::getStackPtrRegister(),
getPointerTy(DL));
SDValue PtrOff =
DAG.getNode(ISD::ADD, dl, getPointerTy(DL), StackPtr,
DAG.getIntPtrConstant(VA.getLocMemOffset(), dl));
SDValue MemOp;
ISD::ArgFlagsTy Flags = Outs[i].Flags;
if (Flags.isByVal()) {
SDValue SizeNode = DAG.getConstant(Flags.getByValSize(), dl, MVT::i16);
MemOp = DAG.getMemcpy(
Chain, dl, PtrOff, Arg, SizeNode, Flags.getByValAlign(),
/*isVolatile*/ false,
/*AlwaysInline*/ true,
/*isTailCall*/ false, MachinePointerInfo(), MachinePointerInfo());
} else {
MemOp = DAG.getStore(Chain, dl, Arg, PtrOff, MachinePointerInfo(),
false, false, 0);
}
MemOpChains.push_back(MemOp);
}
}
// Transform all store nodes into one single node because all store nodes are
// independent of each other.
if (!MemOpChains.empty())
Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, MemOpChains);
// Build a sequence of copy-to-reg nodes chained together with token chain and
// flag operands which copy the outgoing args into registers. The InFlag in
// necessary since all emitted instructions must be stuck together.
SDValue InFlag;
for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) {
Chain = DAG.getCopyToReg(Chain, dl, RegsToPass[i].first,
RegsToPass[i].second, InFlag);
InFlag = Chain.getValue(1);
}
// If the callee is a GlobalAddress node (quite common, every direct call is)
// turn it into a TargetGlobalAddress node so that legalize doesn't hack it.
// Likewise ExternalSymbol -> TargetExternalSymbol.
if (GlobalAddressSDNode *G = dyn_cast<GlobalAddressSDNode>(Callee))
Callee = DAG.getTargetGlobalAddress(G->getGlobal(), dl, MVT::i16);
else if (ExternalSymbolSDNode *E = dyn_cast<ExternalSymbolSDNode>(Callee))
Callee = DAG.getTargetExternalSymbol(E->getSymbol(), MVT::i16);
// Returns a chain & a flag for retval copy to use.
SDVTList NodeTys = DAG.getVTList(MVT::Other, MVT::Glue);
SmallVector<SDValue, 8> Ops;
// Add the link register as a return
Ops.push_back(Chain);
Ops.push_back(Callee);
Ops.push_back(DAG.getRegister(AAPRegisterInfo::getLinkRegister(), MVT::i16));
// Add argument registers to the end of the list so that they are
// known live into the call.
for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i)
Ops.push_back(DAG.getRegister(RegsToPass[i].first,
RegsToPass[i].second.getValueType()));
if (InFlag.getNode())
Ops.push_back(InFlag);
Chain = DAG.getNode(AAPISD::CALL, dl, NodeTys, Ops);
InFlag = Chain.getValue(1);
// Create the CALLSEQ_END node.
Chain = DAG.getCALLSEQ_END(
Chain, DAG.getConstant(NumBytes, dl, getPointerTy(DL), true),
DAG.getConstant(0, dl, getPointerTy(DL), true), InFlag, dl);
InFlag = Chain.getValue(1);
// Handle result values, copying them out of physregs into vregs that we
// return.
return LowerCallResult(Chain, InFlag, CallConv, isVarArg, Ins, dl, DAG,
InVals);
}
/// LowerCallResult - Lower the result values of a call into the
/// appropriate copies out of appropriate physical registers.
///
SDValue AAPTargetLowering::LowerCallResult(
SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool isVarArg,
const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl, SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const {
// Assign locations to each value returned by this call.
SmallVector<CCValAssign, 16> RVLocs;
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), RVLocs,
*DAG.getContext());
CCInfo.AnalyzeCallResult(Ins, RetCC_AAP);
// Copy all of the result registers out of their specified physreg.
for (unsigned i = 0; i != RVLocs.size(); ++i) {
Chain = DAG.getCopyFromReg(Chain, dl, RVLocs[i].getLocReg(),
RVLocs[i].getValVT(), InFlag).getValue(1);
InFlag = Chain.getValue(2);
InVals.push_back(Chain.getValue(0));
}
return Chain;
}
//===----------------------------------------------------------------------===//
// AAP Custom Instruction Emission
//===----------------------------------------------------------------------===//
MachineBasicBlock *
AAPTargetLowering::EmitInstrWithCustomInserter(MachineInstr *MI,
MachineBasicBlock *MBB) const {
switch (MI->getOpcode()) {
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

Here and throughout, the LLVM style is currently that variables start with capital letters.

t.p.northover: Here and throughout, the LLVM style is currently that variables start with capital letters.
case AAP::BR_CC:
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

Isn't this duplicating getBranchOpForCondition? If not, a comment about why it's special would be useful.

t.p.northover: Isn't this duplicating getBranchOpForCondition? If not, a comment about why it's special would…
case AAP::BR_CC_short:
return emitBrCC(MI, MBB);
case AAP::SELECT_CC:
return emitSelectCC(MI, MBB);
default:
llvm_unreachable("Unexpected instruction for custom insertion");
}
}
MachineBasicBlock *AAPTargetLowering::emitBrCC(MachineInstr *MI,
MachineBasicBlock *MBB) const {
const TargetInstrInfo *TII = MBB->getParent()->getSubtarget().getInstrInfo();
DebugLoc dl = MI->getDebugLoc();
AAPCC::CondCode CC = (AAPCC::CondCode)MI->getOperand(0).getImm();
unsigned lhsReg = MI->getOperand(1).getReg();
unsigned rhsReg = MI->getOperand(2).getReg();
MachineBasicBlock *targetMBB = MI->getOperand(3).getMBB();
unsigned branchOp = getBranchOpForCondition(MI->getOpcode(), CC);
BuildMI(*MBB, MI, dl, TII->get(branchOp))
.addMBB(targetMBB)
.addReg(lhsReg)
.addReg(rhsReg);
MI->eraseFromParent();
return MBB;
}
MachineBasicBlock *
AAPTargetLowering::emitSelectCC(MachineInstr *MI,
MachineBasicBlock *MBB) const {
const TargetInstrInfo *TII = MBB->getParent()->getSubtarget().getInstrInfo();
DebugLoc dl = MI->getDebugLoc();
// insert a diamond control flow pattern to handle the select
const BasicBlock *llvmBB = MBB->getBasicBlock();
MachineFunction::iterator It = MBB;
++It;
MachineBasicBlock *entryMBB = MBB;
MachineFunction *MF = MBB->getParent();
MachineBasicBlock *trueValueMBB = MF->CreateMachineBasicBlock(llvmBB);
MachineBasicBlock *sinkMBB = MF->CreateMachineBasicBlock(llvmBB);
MF->insert(It, trueValueMBB);
MF->insert(It, sinkMBB);
// Transfer remainder of entryBB to sinkMBB
sinkMBB->splice(sinkMBB->begin(), entryMBB,
std::next(MachineBasicBlock::iterator(MI)), entryMBB->end());
sinkMBB->transferSuccessorsAndUpdatePHIs(entryMBB);
// Add true value and fallthrough blocks as successors
entryMBB->addSuccessor(trueValueMBB);
entryMBB->addSuccessor(sinkMBB);
// Choose the branch instruction to use based on the condition code
// For now, always use the long instructions
AAPCC::CondCode CC = (AAPCC::CondCode)MI->getOperand(5).getImm();
unsigned branchOp;
switch (CC) {
case AAPCC::COND_EQ:
branchOp = AAP::BEQ_;
break;
case AAPCC::COND_NE:
branchOp = AAP::BNE_;
break;
case AAPCC::COND_LTS:
branchOp = AAP::BLTS_;
break;
case AAPCC::COND_GTS:
branchOp = AAP::BGTS_;
break;
case AAPCC::COND_LTU:
branchOp = AAP::BLTU_;
break;
case AAPCC::COND_GTU:
branchOp = AAP::BGTU_;
break;
default:
llvm_unreachable("Unknown condition code!");
}
unsigned inReg = MI->getOperand(0).getReg();
unsigned lhsReg = MI->getOperand(1).getReg();
unsigned rhsReg = MI->getOperand(2).getReg();
BuildMI(entryMBB, dl, TII->get(branchOp))
.addMBB(trueValueMBB)
.addReg(lhsReg)
.addReg(rhsReg);
trueValueMBB->addSuccessor(sinkMBB);
unsigned trueValueReg = MI->getOperand(3).getReg();
unsigned falseValueReg = MI->getOperand(4).getReg();
BuildMI(*sinkMBB, sinkMBB->begin(), dl, TII->get(AAP::PHI), inReg)
.addReg(trueValueReg)
.addMBB(trueValueMBB)
.addReg(falseValueReg)
.addMBB(entryMBB);
MI->eraseFromParent();
return sinkMBB;
}
//===----------------------------------------------------------------------===//
// AAP Inline Assembly Support
//===----------------------------------------------------------------------===//
/// getConstraintType - Given a constraint letter, return the type of
/// constraint it is for this target
TargetLowering::ConstraintType
AAPTargetLowering::getConstraintType(StringRef Constraint) const {
if (Constraint.size() == 1) {
switch (Constraint[0]) {
default:
break;
case 'r':
return C_RegisterClass;
}
}
return TargetLowering::getConstraintType(Constraint);
}
std::pair<unsigned, const TargetRegisterClass *>
AAPTargetLowering::getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI,
StringRef Constraint,
MVT VT) const {
if (Constraint.size() == 1) {
switch (Constraint[0]) {
default:
break;
case 'r':
// General purpose registers
return std::make_pair(0U, &AAP::GR64RegClass);
}
}
return TargetLowering::getRegForInlineAsmConstraint(TRI, Constraint, VT);
}

lib/Target/AAP/AAPInstrFormats.td

  • This file was added.
//===- AAPInstrFormats.td - AAP Instruction Formats ----*- tablegen -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
// Instruction Format Superclasses
//===----------------------------------------------------------------------===//
class InstAAP_base<bits<4> opclass, dag outs, dag ins,
string asmstr, list<dag> pattern>
: Instruction {
let Namespace = "AAP";
dag OutOperandList = outs;
dag InOperandList = ins;
let AsmString = asmstr;
let Pattern = pattern;
let Size = 4;
field bits<32> Inst;
field bits<32> SoftFail = 0;
let Inst{31} = 0;
let Inst{15} = 1;
let Inst{14-13} = opclass{1-0};
let Inst{30-29} = opclass{3-2};
}
class InstAAP<bits<4> opclass, bits<8> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_base<opclass, outs, ins, asmstr, pattern> {
let Inst{12-9} = opcode{3-0};
let Inst{28-25} = opcode{7-4};
}
class InstAAP_short<bits<2> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: Instruction {
let Namespace = "AAP";
dag OutOperandList = outs;
dag InOperandList = ins;
let AsmString = asmstr;
let Pattern = pattern;
let Size = 2;
field bits<16> Inst;
field bits<16> SoftFail = 0;
let Inst{15} = 0;
let Inst{14-13} = opclass;
let Inst{12-9} = opcode;
}
//===----------------------------------------------------------------------===//
// Instruction Formats
//===----------------------------------------------------------------------===//
class Inst_rrr<bits<4> opclass, bits<8> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP<opclass, opcode, outs, ins, asmstr, pattern> {
bits<6> rD;
bits<6> rA;
bits<6> rB;
let Inst{8-6} = rD{2-0};
let Inst{24-22} = rD{5-3};
let Inst{5-3} = rA{2-0};
let Inst{21-19} = rA{5-3};
let Inst{2-0} = rB{2-0};
let Inst{18-16} = rB{5-3};
}
class Inst_rrr_short<bits<2> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_short<opclass, opcode, outs, ins, asmstr, pattern> {
bits<3> rD;
bits<3> rA;
bits<3> rB;
let Inst{8-6} = rD;
let Inst{5-3} = rA;
let Inst{2-0} = rB;
}
class Inst_r<bits<4> opclass, bits<8> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: Inst_rrr<opclass, opcode, outs, ins, asmstr, pattern> {
let rA = 0;
let rB = 0;
}
class Inst_r_short<bits<2> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: Inst_rrr_short<opclass, opcode, outs, ins, asmstr, pattern> {
let rA = 0;
let rB = 0;
}
class Inst_rr_i6<bits<4> opclass, bits<8> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP<opclass, opcode, outs, ins, asmstr, pattern> {
bits<6> rD;
bits<6> rA;
bits<6> imm;
let Inst{8-6} = rD{2-0};
let Inst{24-22} = rD{5-3};
let Inst{5-3} = rA{2-0};
let Inst{21-19} = rA{5-3};
let Inst{2-0} = imm{2-0};
let Inst{18-16} = imm{5-3};
}
class Inst_rr_i3_short<bits<2> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_short<opclass, opcode, outs, ins, asmstr, pattern> {
bits<3> rD;
bits<3> rA;
bits<3> imm;
let Inst{8-6} = rD;
let Inst{5-3} = rA;
let Inst{2-0} = imm;
}
class Inst_rr_i9<bits<4> opclass, bits<5> opcode, dag outs, dag ins,
string asmstr, list<dag>pattern>
: InstAAP_base<opclass, outs, ins, asmstr, pattern> {
bits<6> rD;
bits<6> rA;
bits<9> imm;
let Inst{12-9} = opcode{3-0}; // Define low bits of the opcode field
let Inst{25} = opcode{4};
let Inst{8-6} = rD{2-0};
let Inst{24-22} = rD{5-3};
let Inst{5-3} = rA{2-0};
let Inst{21-19} = rA{5-3};
let Inst{2-0} = imm{2-0};
let Inst{18-16} = imm{5-3};
let Inst{28-26} = imm{8-6}; // Immediate reuses high bits of opcode field
}
class Inst_rr_i10<bits<4> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_base<opclass, outs, ins, asmstr, pattern> {
bits<6> rD;
bits<6> rA;
bits<10> imm;
let Inst{12-9} = opcode; // Define low bits of the opcode field
let Inst{8-6} = rD{2-0};
let Inst{24-22} = rD{5-3};
let Inst{5-3} = rA{2-0};
let Inst{21-19} = rA{5-3};
let Inst{2-0} = imm{2-0};
let Inst{18-16} = imm{5-3};
let Inst{28-25} = imm{9-6}; // Immediate reuses high bits of opcode field
}
class Inst_r_i12<bits<4> opclass, bits<8> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP<opclass, opcode, outs, ins, asmstr, pattern> {
bits<6> rD;
bits<12> imm;
let Inst{8-6} = rD{2-0};
let Inst{24-22} = rD{5-3};
let Inst{5-0} = imm{5-0};
let Inst{21-16} = imm{11-6};
}
class Inst_r_i6_short<bits<2> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_short<opclass, opcode, outs, ins, asmstr, pattern> {
bits<3> rD;
bits<6> imm;
let Inst{8-6} = rD;
let Inst{5-0} = imm;
}
class Inst_r_i16<bits<4> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_base<opclass, outs, ins, asmstr, pattern> {
bits<6> rD;
bits<16> imm;
let Inst{12-9} = opcode; // Define low bits of the opcode field
let Inst{8-6} = rD{2-0};
let Inst{24-22} = rD{5-3};
let Inst{5-0} = imm{5-0};
let Inst{21-16} = imm{11-6};
let Inst{28-25} = imm{15-12}; // Imm reuses high bits of opcode field
}
class Inst_i18<bits<4> opclass, bits<8> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP<opclass, opcode, outs, ins, asmstr, pattern> {
bits<18> imm;
let Inst{8-0} = imm{8-0};
let Inst{24-16} = imm{17-9};
}
class Inst_i9_short<bits<2> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_short<opclass, opcode, outs, ins, asmstr, pattern> {
bits<9> imm;
let Inst{8-0} = imm;
}
class Inst_i16_r<bits<4> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_base<opclass, outs, ins, asmstr, pattern> {
bits<16> imm;
bits<6> rA;
let Inst{12-9} = opcode; // Define low bits of opcode field
let Inst{2-0} = imm{2-0};
let Inst{8-6} = imm{5-3};
let Inst{18-16} = imm{8-6};
let Inst{28-22} = imm{15-9}; // Reuse opcode high bits
let Inst{5-3} = rA{2-0};
let Inst{21-19} = rA{5-3};
}
class Inst_i6_r_short<bits<2> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_short<opclass, opcode, outs, ins, asmstr, pattern> {
bits<6> imm;
bits<3> rB;
let Inst{2-0} = rB{2-0};
let Inst{8-3} = imm{5-0};
}
class Inst_i10_rr<bits<4> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_base<opclass, outs, ins, asmstr, pattern> {
bits<10> imm;
bits<6> rA;
bits<6> rB;
let Inst{12-9} = opcode; // Define low bits of opcode field
let Inst{8-6} = imm{2-0};
let Inst{28-22} = imm{9-3}; // Reuse top bits of opcode field
let Inst{5-3} = rA{2-0};
let Inst{21-19} = rA{5-3};
let Inst{2-0} = rB{2-0};
let Inst{18-16} = rB{5-3};
}
class Inst_i3_rr_short<bits<2> opclass, bits<4> opcode, dag outs, dag ins,
string asmstr, list<dag> pattern>
: InstAAP_short<opclass, opcode, outs, ins, asmstr, pattern> {
bits<3> imm;
bits<3> rA;
bits<3> rB;
let Inst{8-6} = imm;
let Inst{5-3} = rA;
let Inst{2-0} = rB;
}
//===----------------------------------------------------------------------===//
// Pseudo Instruction
//===----------------------------------------------------------------------===//
let isCodeGenOnly = 1 in {
class Pseudo<dag outs, dag ins, string asmstr, list<dag> pattern>
: InstAAP<0x0, 0x0, outs, ins, asmstr, pattern> {
let Inst{31-0} = 0;
}
}

lib/Target/AAP/AAPInstrInfo.h

  • This file was added.
//===-- AAPInstrInfo.h - AAP Instruction Information ------------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the AAP implementation of the TargetInstrInfo class.
//
//===----------------------------------------------------------------------===//
#ifndef AAPINSTRINFO_H
#define AAPINSTRINFO_H
#include "AAPRegisterInfo.h"
#include "llvm/Target/TargetInstrInfo.h"
#define GET_INSTRINFO_HEADER
#include "AAPGenInstrInfo.inc"
namespace llvm {
class AAPSubtarget;
class AAPInstrInfo : public AAPGenInstrInfo {
const AAPRegisterInfo TRI;
virtual void anchor();
public:
AAPInstrInfo(AAPSubtarget &STI);
const TargetRegisterInfo &getRegisterInfo() const { return TRI; }
unsigned isLoadFromStackSlot(const MachineInstr *MI,
int &FrameIndex) const override;
/// isStoreToStackSlot - If the specified machine instruction is a direct
/// store to a stack slot, return the virtual or physical register number of
/// the source reg along with the FrameIndex of the loaded stack slot. If
/// not, return 0. This predicate must return 0 if the instruction has
/// any side effects other than storing to the stack slot.
unsigned isStoreToStackSlot(const MachineInstr *MI,
int &FrameIndex) const override;
bool AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB,
MachineBasicBlock *&FBB,
SmallVectorImpl<MachineOperand> &Cond,
bool AllowModify) const override;
unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
MachineBasicBlock *FBB, ArrayRef<MachineOperand> Cond,
DebugLoc DL) const override;
unsigned RemoveBranch(MachineBasicBlock &MBB) const override;
void copyPhysReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
DebugLoc DL, unsigned DestReg, unsigned SrcReg,
bool KillSrc) const override;
void storeRegToStackSlot(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI, unsigned SrcReg,
bool isKill, int FrameIndex,
const TargetRegisterClass *RC,
const TargetRegisterInfo *TRI) const override;
void loadRegFromStackSlot(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI, unsigned DestReg,
int FrameIndex, const TargetRegisterClass *RC,
const TargetRegisterInfo *TRI) const override;
bool
ReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const override;
};
}
#endif

lib/Target/AAP/AAPInstrInfo.cpp

  • This file was added.
//===-- AAPInstrInfo.cpp - AAP Instruction Information ----------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the AAP implementation of the TargetInstrInfo class.
//
//===----------------------------------------------------------------------===//
#include "AAPInstrInfo.h"
#include "AAP.h"
#include "AAPMachineFunctionInfo.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/CodeGen/MachineConstantPool.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineMemOperand.h"
#include "llvm/IR/Constants.h"
#include "llvm/IR/Function.h"
#include "llvm/MC/MCContext.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/TargetRegistry.h"
using namespace llvm;
#define GET_INSTRINFO_CTOR_DTOR
#include "AAPGenInstrInfo.inc"
// Pin the vtable to this file.
void AAPInstrInfo::anchor() {}
AAPInstrInfo::AAPInstrInfo(AAPSubtarget &STI)
: AAPGenInstrInfo(AAP::ADJCALLSTACKDOWN, AAP::ADJCALLSTACKUP), TRI() {}
/// isLoadFromStackSlot - If the specified machine instruction is a direct
/// load from a stack slot, return the virtual or physical register number of
/// the destination along with the FrameIndex of the loaded stack slot. If
/// not, return 0. This predicate must return 0 if the instruction has
/// any side effects other than loading from the stack slot.
unsigned AAPInstrInfo::isLoadFromStackSlot(const MachineInstr *MI,
int &FrameIndex) const {
return 0;
}
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

More default implementations here. They can probably just be removed until you actually want to do something interesting.

t.p.northover: More default implementations here. They can probably just be removed until you actually want to…
/// isStoreToStackSlot - If the specified machine instruction is a direct
/// store to a stack slot, return the virtual or physical register number of
/// the source reg along with the FrameIndex of the loaded stack slot. If
/// not, return 0. This predicate must return 0 if the instruction has
/// any side effects other than storing to the stack slot.
unsigned AAPInstrInfo::isStoreToStackSlot(const MachineInstr *MI,
int &FrameIndex) const {
return 0;
}
//===----------------------------------------------------------------------===//
// Branch Analysis
//===----------------------------------------------------------------------===//
bool AAPInstrInfo::AnalyzeBranch(MachineBasicBlock &MBB,
MachineBasicBlock *&TBB,
MachineBasicBlock *&FBB,
SmallVectorImpl<MachineOperand> &Cond,
bool AllowModify) const {
return true;
}
unsigned AAPInstrInfo::InsertBranch(MachineBasicBlock &MBB,
MachineBasicBlock *TBB,
MachineBasicBlock *FBB,
ArrayRef<MachineOperand> Cond,
DebugLoc DL) const {
return 0;
}
unsigned AAPInstrInfo::RemoveBranch(MachineBasicBlock &MBB) const { return 0; }
void AAPInstrInfo::copyPhysReg(MachineBasicBlock &MBB,
MachineBasicBlock::iterator I, DebugLoc DL,
unsigned DestReg, unsigned SrcReg,
bool KillSrc) const {
assert(AAP::GR64RegClass.contains(DestReg) &&
AAP::GR64RegClass.contains(DestReg) &&
"Impossible register-register copy");
// FIXME: If possible with short insn, build that instead
BuildMI(MBB, I, DL, get(AAP::MOV_r), DestReg)
.addReg(SrcReg, getKillRegState(KillSrc));
}
void AAPInstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI,
unsigned SrcReg, bool isKill,
int FrameIdx,
const TargetRegisterClass *RC,
const TargetRegisterInfo *TRI) const {
MachineFunction &MF = *MBB.getParent();
MachineFrameInfo &MFrameInfo = *MF.getFrameInfo();
DebugLoc DL = MI != MBB.end() ? MI->getDebugLoc() : DebugLoc();
MachineMemOperand *MMO = MF.getMachineMemOperand(
MachinePointerInfo::getFixedStack(MF, FrameIdx),
MachineMemOperand::MOStore, MFrameInfo.getObjectSize(FrameIdx),
MFrameInfo.getObjectAlignment(FrameIdx));
assert((RC == &AAP::GR8RegClass || RC == &AAP::GR64RegClass) &&
"Unknown register class to store to stack slot");
BuildMI(MBB, MI, DL, get(AAP::STW))
.addFrameIndex(FrameIdx)
.addImm(0)
.addReg(SrcReg, getKillRegState(isKill))
.addMemOperand(MMO);
}
void AAPInstrInfo::loadRegFromStackSlot(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI,
unsigned DstReg, int FrameIdx,
const TargetRegisterClass *RC,
const TargetRegisterInfo *TRI) const {
MachineFunction &MF = *MBB.getParent();
MachineFrameInfo &MFrameInfo = *MF.getFrameInfo();
DebugLoc DL = MI != MBB.end() ? MI->getDebugLoc() : DebugLoc();
MachineMemOperand *MMO = MF.getMachineMemOperand(
MachinePointerInfo::getFixedStack(MF, FrameIdx),
MachineMemOperand::MOLoad, MFrameInfo.getObjectSize(FrameIdx),
MFrameInfo.getObjectAlignment(FrameIdx));
assert((RC == &AAP::GR8RegClass || RC == &AAP::GR64RegClass) &&
"Unknown register class to store to stack slot");
BuildMI(MBB, MI, DL, get(AAP::LDW), DstReg)
.addFrameIndex(FrameIdx)
.addImm(0)
.addMemOperand(MMO);
}
/// ReverseBranchCondition - Return the inverse opcode of the
/// specified Branch instruction.
bool AAPInstrInfo::ReverseBranchCondition(
SmallVectorImpl<MachineOperand> &Cond) const {
return false;
}

lib/Target/AAP/AAPInstrInfo.td

  • This file was added.
//===-- AAPInstrInfo.td - Target Description for AAP Target ---------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file describes the AAP instructions in TableGen format.
//
//===----------------------------------------------------------------------===//
// Call
def sdt_call : SDTypeProfile<0, -1, [SDTCisVT<1, iPTR>, SDTCisVT<1, i16>]>;
def sdt_ret : SDTypeProfile<0, 1, [SDTCisVT<0, i16>]>;
def callflag : SDNode<"AAPISD::CALL", sdt_call,
[SDNPHasChain, SDNPOutGlue, SDNPOptInGlue, SDNPVariadic]>;
def retflag : SDNode<"AAPISD::RET_FLAG", sdt_ret,
[SDNPHasChain, SDNPOptInGlue, SDNPVariadic]>;
def sdt_callseqstart : SDCallSeqStart<[SDTCisVT<0, i16>]>;
def sdt_callseqend : SDCallSeqEnd<[SDTCisVT<0, i16>, SDTCisVT<1, i16>]>;
def callseq_start : SDNode<"ISD::CALLSEQ_START", sdt_callseqstart,
[SDNPHasChain, SDNPOutGlue]>;
def callseq_end : SDNode<"ISD::CALLSEQ_END", sdt_callseqend,
[SDNPHasChain, SDNPOptInGlue, SDNPOutGlue]>;
def sdt_wrapper : SDTypeProfile<1, 1, [SDTCisSameAs<0, 1>,
SDTCisPtrTy<0>]>;
def aapwrapper : SDNode<"AAPISD::Wrapper", sdt_wrapper>;
def sdt_selectcc : SDTypeProfile<1, 5, [SDTCisSameAs<0, 3>,
SDTCisSameAs<1, 2>,
SDTCisSameAs<3, 4>,
SDTCisVT<5, i16>]>;
def sdt_brcc : SDTypeProfile<0, 4, [SDTCisVT<0, i16>,
SDTCisSameAs<1, 2>,
SDTCisVT<3, OtherVT>]>;
def AAPselectcc : SDNode<"AAPISD::SELECT_CC", sdt_selectcc>;
def AAPbrcc : SDNode<"AAPISD::BR_CC", sdt_brcc,
[SDNPHasChain]>;
// Branch Operands
def brtarget : Operand<OtherVT> {
let PrintMethod = "printPCRelImmOperand";
let EncoderMethod = "encodePCRelImmOperand";
}
// Immediate operands. Smaller operands are subclasses of larger ones so they
// are correctly prioritized when disassembling.
//
// Currently we have no custom 'signed' immediates, but it will likely
// be needed in the future to handle branches properly.
//
// A constant immediate is an immediate which cannot be an expression, only
// an absolute value.
let RenderMethod = "addImmOperands" in {
def imm16AsmOperand : AsmOperandClass {
let Name = "Imm16"; let SuperClasses = [ImmAsmOperand];
}
def imm12AsmOperand : AsmOperandClass {
let Name = "Imm12"; let SuperClasses = [imm16AsmOperand];
}
def imm10AsmOperand : AsmOperandClass {
let Name = "Imm10"; let SuperClasses = [imm12AsmOperand];
}
def imm9AsmOperand : AsmOperandClass {
let Name = "Imm9"; let SuperClasses = [imm10AsmOperand];
}
def const6AsmOperand : AsmOperandClass {
let Name = "Const6"; let SuperClasses = [imm9AsmOperand];
}
def imm6AsmOperand : AsmOperandClass {
let Name = "Imm6"; let SuperClasses = [const6AsmOperand];
}
def const3AsmOperand : AsmOperandClass {
let Name = "Const3"; let SuperClasses = [imm6AsmOperand];
}
// Offsets are signed immediates used for load and store operands
def off10AsmOperand : AsmOperandClass {
let Name = "Off10"; let SuperClasses = [ImmAsmOperand];
}
def off3AsmOperand : AsmOperandClass {
let Name = "Off3"; let SuperClasses = [off10AsmOperand];
}
// Shift operands are unsigned immediates or constants who range
// begins at 1, rather than 0. The encoding is done with the shift amount
// -1.
def shiftImm6AsmOperand : AsmOperandClass {
let Name = "ShiftImm6"; let SuperClasses = [imm9AsmOperand];
}
def shiftConst3AsmOperand : AsmOperandClass {
let Name = "ShiftConst3"; let SuperClasses = [shiftImm6AsmOperand];
}
}
def imm16 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= -32768 && Imm <= 65535;
}]> {
let EncoderMethod = "encodeImm16";
let ParserMatchClass = imm16AsmOperand;
}
def imm12 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= 0 && Imm <= 4095;
}]> {
let EncoderMethod = "encodeImm12";
let ParserMatchClass = imm12AsmOperand;
}
def imm10 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= 0 && Imm <= 1023;
}]> {
let EncoderMethod = "encodeImm10";
let ParserMatchClass = imm10AsmOperand;
}
def imm9 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= 0 && Imm <= 511;
}]> {
let EncoderMethod = "encodeImm9";
let ParserMatchClass = imm9AsmOperand;
}
def const6 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= 0 && Imm <= 63;
}]> {
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

More unity in naming would be good here too.

t.p.northover: More unity in naming would be good here too.
let EncoderMethod = "encodeImm6";
let ParserMatchClass = const6AsmOperand;
}
def imm6 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= 0 && Imm <= 63;
}]> {
let EncoderMethod = "encodeImm6";
let ParserMatchClass = imm6AsmOperand;
}
def const3 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= 0 && Imm <= 7;
}]> {
let EncoderMethod = "encodeImm3";
let ParserMatchClass = const3AsmOperand;
}
// Offset operands
def off10 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= -512 && Imm <= 511;
}]> {
let EncoderMethod = "encodeOff10";
let ParserMatchClass = off10AsmOperand;
}
def off3 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= -4 && Imm <= 3;
}]> {
let EncoderMethod = "encodeOff3";
let ParserMatchClass = off3AsmOperand;
}
// Shift operands, these have custom encoding/decoding to handle the bias
// applied to the value.
def shift_imm6 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= 1 && Imm <= 64;
}]> {
let EncoderMethod = "encodeShiftImm6";
let DecoderMethod = "decodeShiftOperand";
let ParserMatchClass = shiftImm6AsmOperand;
}
def shift_const3 : Operand<i16>, ImmLeaf<i16, [{
return Imm >= 1 && Imm <= 8;
}]> {
let EncoderMethod = "encodeShiftConst3";
let DecoderMethod = "decodeShiftOperand";
let ParserMatchClass = shiftConst3AsmOperand;
}
// Memory offsets consist of a 3 or 10 bit offset and a register operand
def addr_MO3 : ComplexPattern<iPTR, 2, "SelectAddr_MO3", [], []>;
def addr_MO10 : ComplexPattern<iPTR, 2, "SelectAddr_MO10", [], []>;
// Memsrc operand encodings consist of a 16-bit immediate field in the low
// bits, and a 3 or 6 bit register field in the high bits. The encoding
// is exactly the same for predecrement and postincrement address mode.
def memsrc10AsmOperand : AsmOperandClass {
let Name = "MemSrc10";
}
def memsrc10PostIncAsmOperand : AsmOperandClass {
let Name = "MemSrc10PostInc";
}
def memsrc10PreDecAsmOperand : AsmOperandClass {
let Name = "MemSrc10PreDec";
}
// short memsrc operands subclass the longer ones, as this means they will
// be prioritized when matching assembly.
def memsrc3AsmOperand : AsmOperandClass {
let Name = "MemSrc3";
let SuperClasses = [memsrc10AsmOperand];
}
def memsrc3PostIncAsmOperand : AsmOperandClass {
let Name = "MemSrc3PostInc";
let SuperClasses = [memsrc10PostIncAsmOperand];
}
def memsrc3PreDecAsmOperand : AsmOperandClass {
let Name = "MemSrc3PreDec";
let SuperClasses = [memsrc10PreDecAsmOperand];
}
let EncoderMethod = "encodeMemSrcOperand",
DecoderMethod = "decodeMemSrcOperand" in {
def memsrc10 : Operand<i16> {
let PrintMethod = "printMemSrcOperand";
let ParserMatchClass = memsrc10AsmOperand;
let MIOperandInfo = (ops GR64, off10);
}
def memsrc10_postinc : Operand<i16> {
let PrintMethod = "printMemSrcPostIncOperand";
let ParserMatchClass = memsrc10PostIncAsmOperand;
let MIOperandInfo = (ops GR64, off10);
}
def memsrc10_predec : Operand<i16> {
let PrintMethod = "printMemSrcPreDecOperand";
let ParserMatchClass = memsrc10PreDecAsmOperand;
let MIOperandInfo = (ops GR64, off10);
}
def memsrc3 : Operand<i16> {
let PrintMethod = "printMemSrcOperand";
let ParserMatchClass = memsrc3AsmOperand;
let MIOperandInfo = (ops GR8, off3);
}
def memsrc3_postinc : Operand<i16> {
let PrintMethod = "printMemSrcPostIncOperand";
let ParserMatchClass = memsrc3PostIncAsmOperand;
let MIOperandInfo = (ops GR8, off3);
}
def memsrc3_predec : Operand<i16> {
let PrintMethod = "printMemSrcPreDecOperand";
let ParserMatchClass = memsrc3PreDecAsmOperand;
let MIOperandInfo = (ops GR8, off3);
}
}
//===----------------------------------------------------------------------===//
// MOV Operations
//===----------------------------------------------------------------------===//
def MOV_r : Inst_rrr
<0x0, 0x9, (outs GR64:$rD), (ins GR64:$rA), "mov\t$rD, $rA", []> {
let rB = 0;
}
// Select over MOV_r
let AddedComplexity = 1 in
def MOV_r_short : Inst_rrr_short
<0x0, 0x9, (outs GR8:$rD), (ins GR8:$rA), "mov\t$rD, $rA", []> {
let rB = 0;
}
def MOVI_i16 : Inst_r_i16
<0x0, 0xf, (outs GR64:$rD), (ins imm16:$imm), "movi\t$rD, $imm",
[(set GR64:$rD, (i16 imm16:$imm))]>;
// Select over MOVI_i16
let AddedComplexity = 1 in
def MOVI_i6_short : Inst_r_i6_short
<0x0, 0xf, (outs GR8:$rD), (ins const6:$imm), "movi\t$rD, $imm",
[(set GR8:$rD, (i16 const6:$imm))]>;
//===----------------------------------------------------------------------===//
// ALU/Logical Operations
//===----------------------------------------------------------------------===//
def NOP : Inst_r_i12
<0x0, 0x0, (outs), (ins GR64:$rD, imm12:$imm), "nop\t$rD, $imm", []>;
def NOP_short : Inst_r_i6_short
<0x0, 0x0, (outs), (ins GR8:$rD, const6:$imm), "nop\t$rD, $imm", []>;
// ALU ops with register operands
multiclass ALU_r<bits<8> opcode, string opname, SDNode OpNode> {
def _r : Inst_rrr
<0x0, opcode, (outs GR64:$rD), (ins GR64:$rA, GR64:$rB),
!strconcat(opname, "\t$rD, $rA, $rB"),
[(set GR64:$rD, (OpNode GR64:$rA, GR64:$rB))]>;
// Select over ALU_r
let AddedComplexity = 1 in
def _r_short : Inst_rrr_short
<0x0, opcode{3-0}, (outs GR8:$rD), (ins GR8:$rA, GR8:$rB),
!strconcat(opname, "\t$rD, $rA, $rB"),
[(set GR8:$rD, (OpNode GR8:$rA, GR8:$rB))]>;
}
let isCommutable = 1 in {
let Defs = [PSW] in
defm ADD : ALU_r<0x1, "add", add>;
defm AND : ALU_r<0x3, "and", and>;
defm OR : ALU_r<0x4, "or", or>;
defm XOR : ALU_r<0x5, "xor", xor>;
}
let Defs = [PSW] in
defm SUB : ALU_r<0x2, "sub", sub>;
defm ASR : ALU_r<0x6, "asr", sra>;
defm LSL : ALU_r<0x7, "lsl", shl>;
defm LSR : ALU_r<0x8, "lsr", srl>;
let Uses = [PSW], Defs = [PSW] in {
def ADDC_r : Inst_rrr
<0x0, 0x11, (outs GR64:$rD), (ins GR64:$rA, GR64:$rB),
"addc\t$rD, $rA, $rB",
[(set GR64:$rD, (adde GR64:$rA, GR64:$rB))]>;
def SUBC_r : Inst_rrr
<0x0, 0x12, (outs GR64:$rD), (ins GR64:$rA, GR64:$rB),
"subc\t$rD, $rA, $rB",
[(set GR64:$rD, (sube GR64:$rA, GR64:$rB))]>;
}
// ALU ops with immediates
let Defs = [PSW] in {
// LEA Pseudo operation, expanded to ADD_i10 or SUB_i10 during frame index
// elimination depending on the sign of the immediate.
def LEA : Pseudo<(outs GR64:$rD), (ins GR64:$rA, imm16:$imm), "#LEA", []>;
// Select over MOVI_i16 + ADD_r_short
let AddedComplexity = 2 in
def ADDI_i10 : Inst_rr_i10
<0x0, 0xa, (outs GR64:$rD), (ins GR64:$rA, imm10:$imm),
"addi\t$rD, $rA, $imm",
[(set GR64:$rD, (add GR64:$rA, (i16 imm10:$imm)))]>;
// Select over ADDI_i10
let AddedComplexity = 3 in
def ADDI_i3_short : Inst_rr_i3_short
<0x0, 0xa, (outs GR8:$rD), (ins GR8:$rA, const3:$imm),
"addi\t$rD, $rA, $imm",
[(set GR8:$rD, (add GR8:$rA, (i16 const3:$imm)))]>;
// Select over MOVI_i16 + SUB_r_short
let AddedComplexity = 2 in
def SUBI_i10 : Inst_rr_i10
<0x0, 0xb, (outs GR64:$rD), (ins GR64:$rA, imm10:$imm),
"subi\t$rD, $rA, $imm",
[(set GR64:$rD, (sub GR64:$rA, (i16 imm10:$imm)))]>;
// Select over SUBI_i10
let AddedComplexity = 3 in
def SUBI_i3_short : Inst_rr_i3_short
<0x0, 0xb, (outs GR8:$rD), (ins GR8:$rA, const3:$imm),
"subi\t$rD, $rA, $imm",
[(set GR8:$rD, (sub GR8:$rA, (i16 const3:$imm)))]>;
} // end of Defs
multiclass SHIFT_i<bits<8> opcode, string opname, SDNode OpNode> {
// Select over MOVI_i16 + SHIFT_r_short
let AddedComplexity = 2 in
def _i6 : Inst_rr_i6
<0x0, opcode, (outs GR64:$rD), (ins GR64:$rA, shift_imm6:$imm),
!strconcat(opname, "\t$rD, $rA, $imm"),
[(set GR64:$rD, (OpNode GR64:$rA, (i16 shift_imm6:$imm)))]>;
// Select over SHIFTI_i6
let AddedComplexity = 3 in
def _i3_short : Inst_rr_i3_short
<0x0, opcode{3-0}, (outs GR8:$rD), (ins GR8:$rA, shift_const3:$imm),
!strconcat(opname, "\t$rD, $rA, $imm"),
[(set GR8:$rD, (OpNode GR8:$rA, (i16 shift_const3:$imm)))]>;
}
defm ASRI : SHIFT_i<0xc, "asri", sra>;
defm LSLI : SHIFT_i<0xd, "lsli", shl>;
defm LSRI : SHIFT_i<0xe, "lsri", srl>;
// Logical operations with immediate
// Select over MOVI_i16 + LOG_r_short
let AddedComplexity = 2 in {
class LOG_i9<bits<5> opcode, string opname, SDNode OpNode>
: Inst_rr_i9
<0x0, opcode, (outs GR64:$rD), (ins GR64:$rA, imm9:$imm),
!strconcat(opname, "\t$rD, $rA, $imm"),
[(set GR64:$rD, (OpNode GR64:$rA, (i16 imm9:$imm)))]>;
}
def ANDI_i9 : LOG_i9<0x13, "andi", and>;
def ORI_i9 : LOG_i9<0x14, "ori", or>;
def XORI_i9 : LOG_i9<0x15, "xori", xor>;
//===----------------------------------------------------------------------===//
// Load/Store Operations
//===----------------------------------------------------------------------===//
// TODO: It may be better for the LOAD/STORE classes to be in the formats .td
// TODO: There's quite a lot of duplication here as the Load/Store classes
// end up defining a lot of the fields themselves.
class LOAD<bits<8> opcode, string opname, dag outs, dag ins>
: InstAAP
<0x1, opcode, outs, ins, !strconcat(opname, "\t$rD, [$src]"), []> {
bits<6> rD;
bits<22> src; // 6-bit reg field, 16 bit imm field
let Inst{8-6} = rD{2-0};
let Inst{24-22} = rD{5-3};
let Inst{5-3} = src{18-16};
let Inst{21-19} = src{21-19};
let Inst{2-0} = src{2-0};
let Inst{18-16} = src{5-3};
let Inst{28-25} = src{9-6}; // reuse second word opcode field for offset
}
class LOAD_short<bits<4> opcode, string opname, dag outs, dag ins>
: InstAAP_short
<0x1, opcode, outs, ins, !strconcat(opname, "\t$rD, [$src]"), []> {
bits<3> rD;
bits<19> src; // 3-bit reg field, 16 bit imm field
let Inst{8-6} = rD;
let Inst{5-3} = src{18-16};
let Inst{2-0} = src{2-0};
}
class STORE<bits<8> opcode, string opname, dag outs, dag ins>
: InstAAP
<0x1, opcode, outs, ins, !strconcat(opname, "\t[$dst], $rA"), []> {
bits<22> dst; // 6-bit reg field, 16 bit imm field
bits<6> rA;
let Inst{8-6} = dst{18-16};
let Inst{24-22} = dst{21-19};
let Inst{2-0} = dst{2-0};
let Inst{18-16} = dst{5-3};
let Inst{28-25} = dst{9-6}; // reuse second word opcode field for offset
let Inst{5-3} = rA{2-0};
let Inst{21-19} = rA{5-3};
}
class STORE_short<bits<4> opcode, string opname, dag outs, dag ins>
: InstAAP_short
<0x1, opcode, outs, ins, !strconcat(opname, "\t[$dst], $rA"), []> {
bits<19> dst; // 3-bit reg field, 16 bit imm field
bits<3> rA;
let Inst{8-6} = dst{18-16};
let Inst{2-0} = dst{2-0};
let Inst{5-3} = rA;
}
// Short instructions use the memsrc3 operand type, which uses a different
// fixup when encoding and a different matching class when parsing assembly.
let mayLoad = 1 in {
def LDB : LOAD<0x0, "ldb", (outs GR64:$rD), (ins memsrc10:$src)>;
def LDW : LOAD<0x4, "ldw", (outs GR64:$rD), (ins memsrc10:$src)>;
def LDB_postinc : LOAD<0x1, "ldb", (outs GR64:$rD), (ins memsrc10_postinc:$src)>;
def LDW_postinc : LOAD<0x5, "ldw", (outs GR64:$rD), (ins memsrc10_postinc:$src)>;
def LDB_predec : LOAD<0x2, "ldb", (outs GR64:$rD), (ins memsrc10_predec:$src)>;
def LDW_predec : LOAD<0x6, "ldw", (outs GR64:$rD), (ins memsrc10_predec:$src)>;
def LDB_short : LOAD_short<0x0, "ldb", (outs GR8:$rD), (ins memsrc3:$src)>;
def LDW_short : LOAD_short<0x4, "ldw", (outs GR8:$rD), (ins memsrc3:$src)>;
def LDB_postinc_short : LOAD_short<0x1, "ldb", (outs GR8:$rD), (ins memsrc3_postinc:$src)>;
def LDW_postinc_short : LOAD_short<0x5, "ldw", (outs GR8:$rD), (ins memsrc3_postinc:$src)>;
def LDB_predec_short : LOAD_short<0x2, "ldb", (outs GR8:$rD), (ins memsrc3_predec:$src)>;
def LDW_predec_short : LOAD_short<0x6, "ldw", (outs GR8:$rD), (ins memsrc3_predec:$src)>;
} // end of mayLoad
// Load patterns
def : Pat<(i16 (zextloadi8 GR64:$src)), (LDB GR64:$src, (i16 0))>;
def : Pat<(i16 (zextloadi8 addr_MO10:$src)), (LDB addr_MO10:$src)>;
def : Pat<(i16 (extloadi8 GR64:$src)), (LDB GR64:$src, (i16 0))>;
def : Pat<(i16 (extloadi8 addr_MO10:$src)), (LDB addr_MO10:$src)>;
def : Pat<(i16 (load GR64:$src)), (LDW GR64:$src, (i16 0))>;
def : Pat<(i16 (load addr_MO10:$src)), (LDW addr_MO10:$src)>;
// Short load patterns
// Select over long loads
let AddedComplexity = 1 in {
def : Pat<(i16 (zextloadi8 GR8:$src)), (LDB_short GR8:$src, (i16 0))>;
def : Pat<(i16 (zextloadi8 addr_MO3:$src)), (LDB_short addr_MO3:$src)>;
def : Pat<(i16 (extloadi8 GR8:$src)), (LDB_short GR8:$src, (i16 0))>;
def : Pat<(i16 (extloadi8 addr_MO3:$src)), (LDB_short addr_MO3:$src)>;
def : Pat<(i16 (load GR8:$src)), (LDW_short GR8:$src, (i16 0))>;
def : Pat<(i16 (load addr_MO3:$src)), (LDW_short addr_MO3:$src)>;
}
let mayStore = 1 in {
def STB : STORE<0x8, "stb", (outs), (ins memsrc10:$dst, GR64:$rA)>;
def STW : STORE<0xc, "stw", (outs), (ins memsrc10:$dst, GR64:$rA)>;
def STB_postinc : STORE<0x9, "stb", (outs), (ins memsrc10_postinc:$dst, GR64:$rA)>;
def STW_postinc : STORE<0xd, "stw", (outs), (ins memsrc10_postinc:$dst, GR64:$rA)>;
def STB_predec : STORE<0xa, "stb", (outs), (ins memsrc10_predec:$dst, GR64:$rA)>;
def STW_predec : STORE<0xe, "stw", (outs), (ins memsrc10_predec:$dst, GR64:$rA)>;
def STB_short : STORE_short<0x8, "stb", (outs), (ins memsrc3:$dst, GR8:$rA)>;
def STW_short : STORE_short<0xc, "stw", (outs), (ins memsrc3:$dst, GR8:$rA)>;
def STB_postinc_short : STORE_short<0x9, "stb", (outs), (ins memsrc3_postinc:$dst, GR8:$rA)>;
def STW_postinc_short : STORE_short<0xd, "stw", (outs), (ins memsrc3_postinc:$dst, GR8:$rA)>;
def STB_predec_short : STORE_short<0xa, "stb", (outs), (ins memsrc3_predec:$dst, GR8:$rA)>;
def STW_predec_short : STORE_short<0xe, "stw", (outs), (ins memsrc3_predec:$dst, GR8:$rA)>;
} // end of mayStore
// Store patterns
def : Pat<(truncstorei8 GR64:$src, GR64:$dst), (STB GR64:$dst, (i16 0), GR64:$src)>;
def : Pat<(truncstorei8 GR64:$src, addr_MO10:$dst), (STB addr_MO10:$dst, GR64:$src)>;
def : Pat<(store GR64:$src, GR64:$dst), (STW GR64:$dst, (i16 0), GR64:$src)>;
def : Pat<(store GR64:$src, addr_MO10:$dst), (STW addr_MO10:$dst, GR64:$src)>;
// Short store patterns
// Select over long stores
let AddedComplexity = 1 in {
def : Pat<(truncstorei8 GR8:$src, GR8:$dst), (STB_short GR8:$dst, (i16 0), GR8:$src)>;
def : Pat<(truncstorei8 GR8:$src, addr_MO3:$dst), (STB_short addr_MO3:$dst, GR8:$src)>;
def : Pat<(store GR8:$src, GR8:$dst), (STW_short GR8:$dst, (i16 0), GR8:$src)>;
def : Pat<(store GR8:$src, addr_MO10:$dst), (STW_short addr_MO3:$dst, GR8:$src)>;
}
//===----------------------------------------------------------------------===//
// Branch Operations
//===----------------------------------------------------------------------===//
multiclass BRCC<bits<4> cc, string opname> {
def _ : Inst_i10_rr
<0x2, cc, (outs), (ins brtarget:$imm, GR64:$rA, GR64:$rB),
!strconcat(opname, "\t$imm, $rA, $rB"), []>;
// Don't assemble short branch instructions
let isCodeGenOnly = 1 in {
def _short : Inst_i3_rr_short
<0x2, cc, (outs), (ins brtarget:$imm, GR8:$rA, GR8:$rB),
!strconcat(opname, "\t$imm, $rA, $rB"), []>;
}
}
let isBranch = 1, isTerminator = 1, isBarrier = 1 in {
defm BEQ : BRCC<0x2, "beq">;
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

Why does this need to have a custom inserter? It would seem better to get patterns matching each CC into the actual instructions.

Generally, custom inserters are a last resort for instructions that need to mangle the CFG (like your select implementation).

t.p.northover: Why does this need to have a custom inserter? It would seem better to get patterns matching…
edward-jonesAuthorUnsubmitted
Not Done
ReplyInline Actions

I'll have a look at this. I have a feeling there is a reason that we use a custom inserted, and if that's the case at the very least I need to document the reason.

edward-jones: I'll have a look at this. I have a feeling there is a reason that we use a custom inserted, and…
defm BNE : BRCC<0x3, "bne">;
defm BLTS : BRCC<0x4, "blts">;
defm BGTS : BRCC<0x5, "bgts">;
defm BLTU : BRCC<0x6, "bltu">;
defm BGTU : BRCC<0x7, "bgtu">;
def BRA : Inst_i18
<0x2, 0x0, (outs), (ins brtarget:$imm), "bra\t$imm", [(br bb:$imm)]>;
// Don't assemble short branch instructions
let isCodeGenOnly = 1 in {
def BRA_short : Inst_i9_short
<0x2, 0x0, (outs), (ins brtarget:$imm), "bra\t$imm", []>;
}
}
// Implements the BR_CC DAG node. Expanded into one of the above branches.
let isBranch = 1, isTerminator = 1, isBarrier = 1, usesCustomInserter = 1 in {
def BR_CC : Pseudo
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

I don't think I understand these. By convention you're using R0 as the LR, but that's already covered by $rB. And the instruction itself doesn't do anything to R1 (=SP) does it?

t.p.northover: I don't think I understand these. By convention you're using R0 as the LR, but that's already…
<(outs), (ins i16imm:$cc, GR64:$lhs, GR64:$rhs, brtarget:$target),
"#BR_CC", [(AAPbrcc imm:$cc, GR64:$lhs, GR64:$rhs, bb:$target)]>;
def BR_CC_short : Pseudo
<(outs), (ins i16imm:$cc, GR8:$lhs, GR8:$rhs, brtarget:$target),
"#BR_CC_short", []>;
}
// Implements the SELECT_CC DAG node. Expanded into a branch sequence
let usesCustomInserter = 1 in {
def SELECT_CC : Pseudo
<(outs GR64:$dst),
(ins GR64:$lhs, GR64:$rhs, GR64:$T, GR64:$F, i16imm:$cc),
"#SELECT_CC",
[(set GR64:$dst,
(AAPselectcc GR64:$lhs, GR64:$rhs, GR64:$T, GR64:$F, imm:$cc))]>;
}
//===----------------------------------------------------------------------===//
// Calls and returns
//===----------------------------------------------------------------------===//
//FIXME: Mark as clobbering all non-callee saved regs
//TODO: Add other conditional branches
let isCall = 1,
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

Commented code. Should probably be removed.

t.p.northover: Commented code. Should probably be removed.
Uses = [R1],
Defs = [R0, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12,
R13, R14, R15, R16, R17, R18, R19] in {
let isCodeGenOnly = 1 in
def BAL_short : Inst_i6_r_short
<0x2, 0x1, (outs), (ins i16imm:$imm, GR8:$rB), "bal\t$imm, $rB", []>;
def BAL : Inst_i16_r
<0x2, 0x1, (outs), (ins i16imm:$imm, GR64:$rB), "bal\t$imm, $rB", []>;
def JAL_short : Inst_rrr_short
<0x2, 0x9, (outs), (ins GR8:$rD, GR64:$rB), "jal\t$rD, $rB", []> {
let rA = 0;
}
def JAL : Inst_rrr
<0x2, 0x9, (outs), (ins GR64:$rD, GR64:$rB), "jal\t$rD, $rB", []> {
let rA = 0;
}
}
// Calls are encoded as a branch through the link register
def : Pat<(callflag (i16 imm:$imm), GR64:$rB), (BAL imm:$imm, GR64:$rB)>;
let isReturn = 1, isTerminator = 1, isBarrier = 1 in {
def JMP : Inst_r<0x2, 0x8, (outs), (ins GR64:$rD), "jmp\t$rD", []>;
def JMP_short : Inst_r_short<0x2, 0x8, (outs), (ins GR8:$rD), "jmp\t$rD", []>;
}
// Indirect calls are a jump through a register
def : Pat<(callflag GR64:$rD, GR64:$rB), (JAL GR64:$rD, GR64:$rB)>;
// Returns are encoded as a jump through the link register
def : Pat<(retflag GR64:$rD), (JMP GR64:$rD)>;
// Stack adjustment
let Defs = [R1], Uses = [R1] in {
def ADJCALLSTACKDOWN : Pseudo
<(outs), (ins i16imm:$amt), "#ADJCALLSTACKDOWN",
[(callseq_start timm:$amt)]>;
def ADJCALLSTACKUP : Pseudo
<(outs), (ins i16imm:$amt1, i16imm:$amt2), "#ADJCALLSTACKUP",
[(callseq_end timm:$amt1, timm:$amt2)]>;
}
// Call patterns
def : Pat<(callflag (i16 tglobaladdr:$dst), GR64:$rA), (BAL tglobaladdr:$dst, GR64:$rA)>;
def : Pat<(callflag (i16 texternalsym:$dst), GR64:$rA), (BAL texternalsym:$dst, GR64:$rA)>;
//===----------------------------------------------------------------------===//
// Peephole Patterns
//===----------------------------------------------------------------------===//
def : Pat<(addc GR64:$src1, GR64:$src2), (ADD_r GR64:$src1, GR64:$src2)>;
def : Pat<(i16 (aapwrapper tglobaladdr:$dst)), (MOVI_i16 tglobaladdr:$dst)>;
def : Pat<(i16 (aapwrapper texternalsym:$dst)), (MOVI_i16 texternalsym:$dst)>;
def : Pat<(i16 (aapwrapper tblockaddress:$dst)), (MOVI_i16 tblockaddress:$dst)>;

lib/Target/AAP/AAPMCInstLower.h

  • This file was added.
//===-- AAPMCInstLower.h - Lower MachineInstr to MCInst ---------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_LIB_TARGET_AAP_AAPMCINSTLOWER_H
#define LLVM_LIB_TARGET_AAP_AAPMCINSTLOWER_H
#include "llvm/Support/Compiler.h"
namespace llvm {
class AsmPrinter;
class MCContext;
class MCInst;
class MCOperand;
class MCSymbol;
class MachineInstr;
class MachineModuleInfoMachO;
class MachineOperand;
/// AAPMCInstLower - This class is used to lower an MachineInstr
/// into an MCInst.
class LLVM_LIBRARY_VISIBILITY AAPMCInstLower {
MCContext &Ctx;
AsmPrinter &Printer;
public:
AAPMCInstLower(MCContext &ctx, AsmPrinter &printer)
: Ctx(ctx), Printer(printer) {}
void Lower(const MachineInstr *MI, MCInst &OutMI) const;
MCOperand LowerSymbolOperand(const MachineOperand &MO, MCSymbol *Sym) const;
MCSymbol *GetGlobalAddressSymbol(const MachineOperand &MO) const;
MCSymbol *GetExternalSymbolSymbol(const MachineOperand &MO) const;
MCSymbol *GetJumpTableSymbol(const MachineOperand &MO) const;
MCSymbol *GetConstantPoolIndexSymbol(const MachineOperand &MO) const;
MCSymbol *GetBlockAddressSymbol(const MachineOperand &MO) const;
};
}
#endif

lib/Target/AAP/AAPMCInstLower.cpp

  • This file was added.
//===-- AAPMCInstLower.cpp - Convert AAP MachineInstr to an MCInst --------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains code to lower AAP MachineInstrs to their corresponding
// MCInst records.
//
//===----------------------------------------------------------------------===//
#include "AAPMCInstLower.h"
#include "llvm/ADT/SmallString.h"
#include "llvm/CodeGen/AsmPrinter.h"
#include "llvm/CodeGen/MachineBasicBlock.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/IR/DataLayout.h"
#include "llvm/IR/Mangler.h"
#include "llvm/MC/MCAsmInfo.h"
#include "llvm/MC/MCContext.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCInst.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"
#include "llvm/Target/TargetMachine.h"
using namespace llvm;
MCSymbol *
AAPMCInstLower::GetGlobalAddressSymbol(const MachineOperand &MO) const {
switch (MO.getTargetFlags()) {
default:
llvm_unreachable("Unknown target flag on GV operand");
case 0:
break;
}
return Printer.getSymbol(MO.getGlobal());
}
MCSymbol *
AAPMCInstLower::GetExternalSymbolSymbol(const MachineOperand &MO) const {
switch (MO.getTargetFlags()) {
default:
llvm_unreachable("Unknown target flag on GV operand");
case 0:
break;
}
return Printer.GetExternalSymbolSymbol(MO.getSymbolName());
}
MCSymbol *AAPMCInstLower::GetJumpTableSymbol(const MachineOperand &MO) const {
const DataLayout &DL = Printer.getDataLayout();
SmallString<256> Name;
raw_svector_ostream(Name) << DL.getPrivateGlobalPrefix() << "JTI"
<< Printer.getFunctionNumber() << '_'
<< MO.getIndex();
switch (MO.getTargetFlags()) {
default:
llvm_unreachable("Unknown target flag on GV operand");
case 0:
break;
}
// Create a symbol for the name.
return Ctx.getOrCreateSymbol(Name);
}
MCSymbol *
AAPMCInstLower::GetConstantPoolIndexSymbol(const MachineOperand &MO) const {
const DataLayout &DL = Printer.getDataLayout();
SmallString<256> Name;
raw_svector_ostream(Name) << DL.getPrivateGlobalPrefix() << "CPI"
<< Printer.getFunctionNumber() << '_'
<< MO.getIndex();
switch (MO.getTargetFlags()) {
default:
llvm_unreachable("Unknown target flag on GV operand");
case 0:
break;
}
// Create a symbol for the name.
return Ctx.getOrCreateSymbol(Name);
}
MCSymbol *
AAPMCInstLower::GetBlockAddressSymbol(const MachineOperand &MO) const {
switch (MO.getTargetFlags()) {
default:
llvm_unreachable("Unknown target flag on GV operand");
case 0:
break;
}
return Printer.GetBlockAddressSymbol(MO.getBlockAddress());
}
MCOperand AAPMCInstLower::LowerSymbolOperand(const MachineOperand &MO,
MCSymbol *Sym) const {
// FIXME: We would like an efficient form for this, so we don't have to do a
// lot of extra uniquing.
const MCExpr *Expr = MCSymbolRefExpr::create(Sym, Ctx);
switch (MO.getTargetFlags()) {
default:
llvm_unreachable("Unknown target flag on GV operand");
case 0:
break;
}
if (!MO.isJTI() && MO.getOffset())
Expr = MCBinaryExpr::createAdd(
Expr, MCConstantExpr::create(MO.getOffset(), Ctx), Ctx);
return MCOperand::createExpr(Expr);
}
void AAPMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const {
OutMI.setOpcode(MI->getOpcode());
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
const MachineOperand &MO = MI->getOperand(i);
MCOperand MCOp;
switch (MO.getType()) {
default:
MI->dump();
llvm_unreachable("unknown operand type");
case MachineOperand::MO_Register:
// Ignore all implicit register operands.
if (MO.isImplicit())
continue;
MCOp = MCOperand::createReg(MO.getReg());
break;
case MachineOperand::MO_Immediate:
MCOp = MCOperand::createImm(MO.getImm());
break;
case MachineOperand::MO_MachineBasicBlock:
MCOp = MCOperand::createExpr(
MCSymbolRefExpr::create(MO.getMBB()->getSymbol(), Ctx));
break;
case MachineOperand::MO_GlobalAddress:
MCOp = LowerSymbolOperand(MO, GetGlobalAddressSymbol(MO));
break;
case MachineOperand::MO_ExternalSymbol:
MCOp = LowerSymbolOperand(MO, GetExternalSymbolSymbol(MO));
break;
case MachineOperand::MO_JumpTableIndex:
MCOp = LowerSymbolOperand(MO, GetJumpTableSymbol(MO));
break;
case MachineOperand::MO_ConstantPoolIndex:
MCOp = LowerSymbolOperand(MO, GetConstantPoolIndexSymbol(MO));
break;
case MachineOperand::MO_BlockAddress:
MCOp = LowerSymbolOperand(MO, GetBlockAddressSymbol(MO));
break;
case MachineOperand::MO_RegisterMask:
continue;
}
OutMI.addOperand(MCOp);
}
}

lib/Target/AAP/AAPMachineFunctionInfo.h

  • This file was added.
//===- AAPMachineFuctionInfo.h - AAP machine func info -----------*- C++ -*-==//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file declares AAP-specific per-machine-function information.
//
//===----------------------------------------------------------------------===//
#ifndef AAPMACHINEFUNCTIONINFO_H
#define AAPMACHINEFUNCTIONINFO_H
#include "AAPRegisterInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
namespace llvm {
/// AAPMachineFunctionInfo - This class is derived from MachineFunction and
/// contains private AAP target-specific information for each MachineFunction.
class AAPMachineFunctionInfo : public MachineFunctionInfo {
virtual void anchor();
MachineFunction &MF;
/// CalleeSavedFrameSize - Size of the callee-saved register portion of the
/// stack frame in bytes
unsigned CalleeSavedFrameSize;
/// SRetReturnReg - AAP ABI require that sret lowering includes
/// returning the value of the returned struct in a register. This field
/// holds the virtual register into which the sret argument is passed.
unsigned SRetReturnReg;
/// GlobalBaseReg - keeps track of the virtual register initialized for
/// use as the global base register. This is used for PIC in some PIC
/// relocation models.
unsigned GlobalBaseReg;
/// VarArgsFrameIndex - FrameIndex for start of varargs area.
int VarArgsFrameIndex;
public:
AAPMachineFunctionInfo(MachineFunction &MF)
: MF(MF), CalleeSavedFrameSize(0), SRetReturnReg(0), GlobalBaseReg(0),
VarArgsFrameIndex(0) {}
unsigned getCalleeSavedFrameSize() { return CalleeSavedFrameSize; }
void setCalleeSavedFrameSize(unsigned bytes) { CalleeSavedFrameSize = bytes; }
unsigned getSRetReturnReg() const { return SRetReturnReg; }
void setSRetReturnReg(unsigned Reg) { SRetReturnReg = Reg; }
unsigned getGlobalBaseReg();
int getVarArgsFrameIndex() const { return VarArgsFrameIndex; }
void setVarArgsFrameIndex(int Index) { VarArgsFrameIndex = Index; }
};
} // End llvm namespace
#endif

lib/Target/AAP/AAPMachineFunctionInfo.cpp

  • This file was added.
//===-- AAPMachineFuctionInfo.cpp - AAP machine function info -------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#include "AAPMachineFunctionInfo.h"
using namespace llvm;
void AAPMachineFunctionInfo::anchor() {}
unsigned AAPMachineFunctionInfo::getGlobalBaseReg() {
// Return if it has already been initialized.
if (GlobalBaseReg)
return GlobalBaseReg;
return GlobalBaseReg =
MF.getRegInfo().createVirtualRegister(&AAP::GR64RegClass);
}

lib/Target/AAP/AAPRegisterInfo.h

  • This file was added.
//===-- AAPRegisterInfo.h - AAP Register Information Impl -------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the AAP implementation of the MRegisterInfo class.
//
//===----------------------------------------------------------------------===//
#ifndef AAPREGISTERINFO_H
#define AAPREGISTERINFO_H
#include "llvm/Target/TargetRegisterInfo.h"
#define GET_REGINFO_HEADER
#include "AAPGenRegisterInfo.inc"
namespace llvm {
class TargetInstrInfo;
struct AAPRegisterInfo : public AAPGenRegisterInfo {
public:
AAPRegisterInfo();
const MCPhysReg *
getCalleeSavedRegs(const MachineFunction *MF = nullptr) const override;
BitVector getReservedRegs(const MachineFunction &MF) const override;
bool requiresRegisterScavenging(const MachineFunction &MF) const override;
void eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj,
unsigned FIOperandNum,
RegScavenger *RS = nullptr) const override;
// Debug information queries.
unsigned getFrameRegister(const MachineFunction &MF) const override;
static unsigned getLinkRegister();
static unsigned getStackPtrRegister();
static unsigned getFramePtrRegister();
};
} // end namespace llvm
#endif

lib/Target/AAP/AAPRegisterInfo.cpp

  • This file was added.
//===-- AAPRegisterInfo.cpp - AAP Register Information ----------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the AAP implementation of the TargetRegisterInfo class.
//
//===----------------------------------------------------------------------===//
#include "AAPRegisterInfo.h"
#include "AAP.h"
#include "AAPSubtarget.h"
#include "llvm/ADT/BitVector.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
using namespace llvm;
#define GET_REGINFO_TARGET_DESC
#include "AAPGenRegisterInfo.inc"
#include "llvm/CodeGen/MachineFunction.h"
AAPRegisterInfo::AAPRegisterInfo() : AAPGenRegisterInfo(getLinkRegister()) {}
const uint16_t *
AAPRegisterInfo::getCalleeSavedRegs(const MachineFunction *MF) const {
return CSR_SaveList;
}
BitVector AAPRegisterInfo::getReservedRegs(const MachineFunction &MF) const {
BitVector Reserved(getNumRegs());
const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering();
Reserved.set(getLinkRegister());
Reserved.set(getStackPtrRegister());
if (TFI->hasFP(MF)) {
Reserved.set(getFramePtrRegister());
}
// Restrict the size of the register set
for (unsigned i = AAP::R16; i <= AAP::R63; i++) {
Reserved.set(i);
}
return Reserved;
}
bool AAPRegisterInfo::requiresRegisterScavenging(
const MachineFunction &MF) const {
return false;
}
void AAPRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator MBBI,
int SPAdj, unsigned FIOperandNum,
RegScavenger *RS) const {
MachineInstr &MI = *MBBI;
MachineBasicBlock &MBB = *MI.getParent();
MachineFunction &MF = *MBB.getParent();
const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering();
DebugLoc DL = MI.getDebugLoc();
unsigned i = 0;
while (!MI.getOperand(i).isFI()) {
++i;
assert(i < MI.getNumOperands() &&
"Instr does not have a Frame Index operand!");
}
int FrameIdx = MI.getOperand(i).getIndex();
unsigned BaseReg = getFrameRegister(MF);
int Offset = MF.getFrameInfo()->getObjectOffset(FrameIdx);
if (!TFI->hasFP(MF)) {
Offset += MF.getFrameInfo()->getStackSize();
}
// fold imm into offset
Offset += MI.getOperand(i + 1).getImm();
// If the MachineInstr is an LEA, expand it to an ADDI_i10 or SUBI_i10 here
if (MI.getOpcode() == AAP::LEA) {
const TargetInstrInfo *TII = MF.getSubtarget().getInstrInfo();
unsigned DstReg = MI.getOperand(0).getReg();
assert(((Offset >= -1023) || (Offset <= 1023)) &&
"Currently LEA immediates must be in the range [-1023, 1023]");
if (Offset > 0) {
BuildMI(MBB, &MI, DL, TII->get(AAP::ADDI_i10), DstReg)
.addReg(BaseReg)
.addImm(Offset);
} else if (Offset < 0) {
BuildMI(MBB, &MI, DL, TII->get(AAP::SUBI_i10), DstReg)
.addReg(BaseReg)
.addImm(-Offset);
} else {
BuildMI(MBB, &MI, DL, TII->get(AAP::MOV_r), DstReg).addReg(BaseReg);
}
MI.eraseFromParent();
} else {
MI.getOperand(i).ChangeToRegister(BaseReg, false);
MI.getOperand(i + 1).ChangeToImmediate(Offset);
}
}
unsigned AAPRegisterInfo::getFrameRegister(const MachineFunction &MF) const {
const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering();
return TFI->hasFP(MF) ? getFramePtrRegister() : getStackPtrRegister();
}
unsigned AAPRegisterInfo::getLinkRegister() { return AAP::R0; }
unsigned AAPRegisterInfo::getStackPtrRegister() { return AAP::R1; }
unsigned AAPRegisterInfo::getFramePtrRegister() { return AAP::R2; }

lib/Target/AAP/AAPRegisterInfo.td

  • This file was added.
//===- AAPRegisterInfo.td - AAP Register defs ------------*- tablegen -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
// Declarations that describe the AAP register file
//===----------------------------------------------------------------------===//
class AAPReg<string n> : Register<n> {
field bits<5> Num;
let Namespace = "AAP";
}
// Registers are identified with 5-bit ID numbers.
// Ri - 16-bit integer registers
class Ri<bits<5> num, string n> : AAPReg<n> {
let Num = num;
let HWEncoding{4-0} = num;
}
foreach I = 0-63 in
def R#I : Ri<I, "r"#I>, DwarfRegNum<[I]>;
// PSW holds the carry flag
def PSW : AAPReg<"psw">, DwarfRegNum<[64]>;
// Register classes.
def GR8 : RegisterClass<"AAP", [i16], 16,
(add R0, R1, R2, R3, R4, R5, R6, R7)>;
def GR64 : RegisterClass<"AAP", [i16], 16,
(add R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12,
R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25,
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

We've got register sequences for this kind of thing now:

(add (sequence "R%u", 0, 63))
t.p.northover: We've got register sequences for this kind of thing now: (add (sequence "R%u", 0, 63))
R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38,
R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51,
R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63)>;

lib/Target/AAP/AAPSelectionDAGInfo.h

  • This file was added.
//===-- AAPSelectionDAGInfo.h - AAP SelectionDAG Info -----------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file defines the AAP subclass for TargetSelectionDAGInfo.
//
//===----------------------------------------------------------------------===//
#ifndef AAPSELECTIONDAGINFO_H
#define AAPSELECTIONDAGINFO_H
#include "llvm/Target/TargetSelectionDAGInfo.h"
namespace llvm {
class AAPTargetMachine;
class AAPSelectionDAGInfo : public TargetSelectionDAGInfo {
public:
explicit AAPSelectionDAGInfo();
~AAPSelectionDAGInfo();
};
}
#endif

lib/Target/AAP/AAPSelectionDAGInfo.cpp

  • This file was added.
//===-- AAPSelectionDAGInfo.cpp - AAP SelectionDAG Info -------------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file implements the AAPSelectionDAGInfo class.
//
//===----------------------------------------------------------------------===//
#define DEBUG_TYPE "AAP-selectiondag-info"
#include "AAPTargetMachine.h"
using namespace llvm;
AAPSelectionDAGInfo::AAPSelectionDAGInfo() : TargetSelectionDAGInfo() {}
AAPSelectionDAGInfo::~AAPSelectionDAGInfo() {}

lib/Target/AAP/AAPSubtarget.h

  • This file was added.
//===-- AAPSubtarget.h - Define Subtarget for the AAP -----------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file declares the AAP specific subclass of TargetSubtargetInfo.
//
//===----------------------------------------------------------------------===//
#ifndef AAP_SUBTARGET_H
#define AAP_SUBTARGET_H
#include "AAPFrameLowering.h"
#include "AAPISelLowering.h"
#include "AAPInstrInfo.h"
#include "AAPSelectionDAGInfo.h"
#include "llvm/ADT/Triple.h"
#include "llvm/IR/DataLayout.h"
#include "llvm/Target/TargetMachine.h"
#include "llvm/Target/TargetSubtargetInfo.h"
#include <string>
#define GET_SUBTARGETINFO_HEADER
#include "AAPGenSubtargetInfo.inc"
namespace llvm {
class StringRef;
class AAPSubtarget : public AAPGenSubtargetInfo {
virtual void anchor();
AAPInstrInfo InstrInfo;
AAPFrameLowering FrameLowering;
AAPTargetLowering TLInfo;
AAPSelectionDAGInfo TSInfo;
public:
/// This constructor initializes the data members to match that
/// of the specified triple.
///
AAPSubtarget(const Triple &TT, const std::string &CPU, const std::string &FS,
const TargetMachine &TM);
/// ParseSubtargetFeatures - Parses features string setting specified
/// subtarget options. Definition of function is auto generated by tblgen.
void ParseSubtargetFeatures(StringRef CPU, StringRef FS);
const AAPInstrInfo *getInstrInfo() const override { return &InstrInfo; }
const AAPFrameLowering *getFrameLowering() const override {
return &FrameLowering;
}
const AAPTargetLowering *getTargetLowering() const override {
return &TLInfo;
}
const AAPSelectionDAGInfo *getSelectionDAGInfo() const override {
return &TSInfo;
}
const TargetRegisterInfo *getRegisterInfo() const override {
return &InstrInfo.getRegisterInfo();
}
};
} // End llvm namespace
#endif

lib/Target/AAP/AAPSubtarget.cpp

  • This file was added.
//===-- AAPSubtarget.cpp - AAP Subtarget Information ----------------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file implements the AAP specific subclass of TargetSubtargetInfo.
//
//===----------------------------------------------------------------------===//
#include "AAPSubtarget.h"
#include "AAP.h"
#include "llvm/ADT/Triple.h"
#include "llvm/Support/TargetRegistry.h"
using namespace llvm;
#define DEBUG_TYPE "aap-subtarget"
#define GET_SUBTARGETINFO_TARGET_DESC
#define GET_SUBTARGETINFO_CTOR
#include "AAPGenSubtargetInfo.inc"
void AAPSubtarget::anchor() {}
AAPSubtarget::AAPSubtarget(const Triple &TT, const std::string &CPU,
const std::string &FS, const TargetMachine &TM)
: AAPGenSubtargetInfo(TT, CPU, FS), InstrInfo(*this), FrameLowering(),
TLInfo(TM, *this), TSInfo() {}

lib/Target/AAP/AAPTargetMachine.h

  • This file was added.
//===-- AAPTargetMachine.h - Define TargetMachine for AAP --------- C++ ---===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file declares the AAP specific subclass of TargetMachine.
//
//===----------------------------------------------------------------------===//
#ifndef AAP_TARGETMACHINE_H
#define AAP_TARGETMACHINE_H
#include "AAPSubtarget.h"
#include "llvm/ADT/Triple.h"
#include "llvm/IR/DataLayout.h"
#include "llvm/Target/TargetMachine.h"
namespace llvm {
class AAPTargetMachine : public LLVMTargetMachine {
std::unique_ptr<TargetLoweringObjectFile> TLOF;
AAPSubtarget Subtarget;
public:
AAPTargetMachine(const Target &T, const Triple &TT, StringRef CPU,
StringRef FS, const TargetOptions &Options, Reloc::Model RM,
CodeModel::Model CM, CodeGenOpt::Level OL);
~AAPTargetMachine() override;
const AAPSubtarget *getSubtargetImpl(const Function &F) const override {
return &Subtarget;
}
TargetPassConfig *createPassConfig(PassManagerBase &PM) override;
TargetLoweringObjectFile *getObjFileLowering() const override {
return TLOF.get();
}
}; // AAPTargetMachine
} // end namespace llvm
#endif

lib/Target/AAP/AAPTargetMachine.cpp

  • This file was added.
//===-- AAPTargetMachine.cpp - Define TargetMachine for AAP ---------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// Implements the info about AAP target spec.
//
//===----------------------------------------------------------------------===//
#include "AAP.h"
#include "AAPTargetMachine.h"
#include "llvm/ADT/Triple.h"
#include "llvm/CodeGen/Passes.h"
#include "llvm/CodeGen/TargetLoweringObjectFileImpl.h"
#include "llvm/Support/TargetRegistry.h"
using namespace llvm;
extern "C" void LLVMInitializeAAPTarget() {
// Register the target
RegisterTargetMachine<AAPTargetMachine> X(TheAAPTarget);
}
AAPTargetMachine::AAPTargetMachine(const Target &T, const Triple &TT,
StringRef CPU, StringRef FS,
const TargetOptions &Options,
Reloc::Model RM, CodeModel::Model CM,
CodeGenOpt::Level OL)
: LLVMTargetMachine(T, "e-m:e-p:16:16-i32:16-i64:16-f32:16-f64:16-n16", TT,
CPU, FS, Options, RM, CM, OL),
TLOF(make_unique<TargetLoweringObjectFileELF>()),
Subtarget(TT, CPU, FS, *this) {
initAsmInfo();
}
AAPTargetMachine::~AAPTargetMachine() {}
namespace {
/// AAP Code Generator Pass Configuration Options.
class AAPPassConfig : public TargetPassConfig {
public:
AAPPassConfig(AAPTargetMachine *TM, PassManagerBase &PM)
: TargetPassConfig(TM, PM) {}
AAPTargetMachine &getAAPTargetMachine() const {
return getTM<AAPTargetMachine>();
}
virtual bool addInstSelector();
};
} // namespace
TargetPassConfig *AAPTargetMachine::createPassConfig(PassManagerBase &PM) {
return new AAPPassConfig(this, PM);
}
bool AAPPassConfig::addInstSelector() {
addPass(createAAPISelDag(getAAPTargetMachine(), getOptLevel()));
return false;
}

lib/Target/AAP/AsmParser/AAPAsmParser.cpp

  • This file was added.
//===-- AAPAsmParser.cpp - Parse AAP assembly to MCInst instructions ----===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#include "AAP.h"
#include "MCTargetDesc/AAPMCTargetDesc.h"
#include "llvm/MC/MCParser/MCAsmLexer.h"
#include "llvm/MC/MCParser/MCParsedAsmOperand.h"
#include "llvm/MC/MCContext.h"
#include "llvm/MC/MCTargetAsmParser.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCStreamer.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCInst.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/ADT/StringSwitch.h"
#include "llvm/Support/TargetRegistry.h"
using namespace llvm;
namespace {
struct AAPOperand;
class AAPAsmParser : public MCTargetAsmParser {
MCAsmParser &Parser;
const MCRegisterInfo *MRI;
MCAsmParser &getParser() const { return Parser; }
MCAsmLexer &getLexer() const { return Parser.getLexer(); }
MCSubtargetInfo &STI;
bool MatchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode,
OperandVector &Operands, MCStreamer &Out,
uint64_t &ErrorInfo,
bool matchingInlineAsm) override;
bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc) override;
std::unique_ptr<AAPOperand> ParseRegister(unsigned &RegNo);
std::unique_ptr<AAPOperand> ParseImmediate();
std::unique_ptr<AAPOperand> ParseMemSrc();
bool ParseInstruction(ParseInstructionInfo &Info, StringRef Name,
SMLoc NameLoc, OperandVector &Operands) override;
bool ParseDirective(AsmToken DirectiveID) override;
bool ParseOperand(OperandVector &Operands);
// Auto-generated instruction matching functions
#define GET_ASSEMBLER_HEADER
#include "AAPGenAsmMatcher.inc"
public:
AAPAsmParser(MCSubtargetInfo &sti, MCAsmParser &_Parser,
const MCInstrInfo &MII, const MCTargetOptions &Options)
: MCTargetAsmParser(Options), Parser(_Parser), STI(sti) {
setAvailableFeatures(ComputeAvailableFeatures(STI.getFeatureBits()));
// Cache the machine register info for later
MRI = Parser.getContext().getRegisterInfo();
}
unsigned checkTargetMatchPredicate(MCInst &Inst) override {
// Check instructions with memsrc operands here, as they cannot be
// checked through the instruction match classes.
// If this is a short load/store instruction, then we must check that
// its register operands are all in the GR8 reg class.
const MCRegisterClass &MRC = MRI->getRegClass(AAP::GR8RegClassID);
switch (Inst.getOpcode()) {
default:
return Match_Success;
case AAP::LDB_short:
case AAP::LDW_short:
case AAP::LDB_postinc_short:
case AAP::LDW_postinc_short:
case AAP::LDB_predec_short:
case AAP::LDW_predec_short:
case AAP::STB_short:
case AAP::STW_short:
case AAP::STB_postinc_short:
case AAP::STW_postinc_short:
case AAP::STB_predec_short:
case AAP::STW_predec_short:
break;
}
for (MCInst::iterator I = Inst.begin(); I != Inst.end(); ++I) {
if (I->isReg() && !MRC.contains(I->getReg())) {
return Match_InvalidOperand;
}
}
return Match_Success;
}
};
/// AAPOperand - Instances of this class represented a parsed machine
/// instruction
struct AAPOperand : public MCParsedAsmOperand {
enum KindTy { Token, Register, Immediate, MemSrc } Kind;
struct TokOp {
const char *Data;
unsigned Length;
};
struct RegOp {
unsigned RegNum;
};
struct ImmOp {
const MCExpr *Val;
};
struct MemOp {
bool WithPreDec;
unsigned RegNum;
bool WithPostInc;
const MCExpr *Offset;
};
SMLoc StartLoc, EndLoc;
union {
TokOp Tok;
RegOp Reg;
ImmOp Imm;
MemOp Mem;
};
AAPOperand(KindTy K) : MCParsedAsmOperand(), Kind(K) {}
public:
AAPOperand(const AAPOperand &o) : MCParsedAsmOperand() {
Kind = o.Kind;
StartLoc = o.StartLoc;
EndLoc = o.EndLoc;
switch (Kind) {
case Register:
Reg = o.Reg;
break;
case Immediate:
Imm = o.Imm;
break;
case Token:
Tok = o.Tok;
break;
case MemSrc:
Mem = o.Mem;
}
}
/// getStartLoc - Gets location of the first token of this operand
SMLoc getStartLoc() const { return StartLoc; }
/// getEndLoc - Gets location of the last token of this operand
SMLoc getEndLoc() const { return EndLoc; }
unsigned getReg() const {
assert(Kind == Register && "Invalid type access!");
return Reg.RegNum;
}
const MCExpr *getImm() const {
assert(Kind == Immediate && "Invalid type access!");
return Imm.Val;
}
StringRef getToken() const {
assert(Kind == Token && "Invalid type access!");
return StringRef(Tok.Data, Tok.Length);
}
unsigned getMemSrcReg() const {
assert(Kind == MemSrc && "Invalid type access!");
return Mem.RegNum;
}
const MCExpr *getMemSrcImm() const {
assert(Kind == MemSrc && "Invalid type access!");
return Mem.Offset;
}
// If an MCExpr is a constant immediate, check whether it is in the provided
// inclusive range. If we are checking for an immediate, then arbitrary
// expressions are also allowed.
static bool isImmInRange(const MCExpr *Imm, int64_t Min, int64_t Max) {
if (Imm->getKind() != MCExpr::Constant) {
return true; // allow arbitrary expressions
}
int64_t Res;
Imm->evaluateAsAbsolute(Res);
return (Res >= Min) && (Res <= Max);
}
static bool isConstInRange(const MCExpr *Imm, int64_t Min, int64_t Max) {
if (Imm->getKind() != MCExpr::Constant) {
return false; // only allow constants
}
int64_t Res;
Imm->evaluateAsAbsolute(Res);
return (Res >= Min) && (Res <= Max);
}
static bool isConst3(const MCExpr *I) { return isConstInRange(I, 0, 7); }
static bool isConst6(const MCExpr *I) { return isConstInRange(I, 0, 63); }
static bool isImm6(const MCExpr *I) { return isImmInRange(I, 0, 63); }
static bool isImm9(const MCExpr *I) { return isImmInRange(I, 0, 511); }
static bool isImm10(const MCExpr *I) { return isImmInRange(I, 0, 1023); }
static bool isImm12(const MCExpr *I) { return isImmInRange(I, 0, 4095); }
static bool isImm16(const MCExpr *I) { return isImmInRange(I, -32768, 65535); }
static bool isOff3(const MCExpr *I) { return isConstInRange(I, -4, 3); }
static bool isOff10(const MCExpr *I) { return isImmInRange(I, -512, 511); }
static bool isShiftConst3(const MCExpr *I) { return isConstInRange(I, 1, 8); }
static bool isShiftImm6(const MCExpr *I) { return isImmInRange(I, 1, 64); }
// Functions for testing operand type
bool isReg() const { return Kind == Register; }
bool isImm() const { return Kind == Immediate; }
bool isConst3() const { return isImm() && isConst3(getImm()); }
bool isConst6() const { return isImm() && isConst6(getImm()); }
bool isImm6() const { return isImm() && isImm6(getImm()); }
bool isImm9() const { return isImm() && isImm9(getImm()); }
bool isImm10() const { return isImm() && isImm10(getImm()); }
bool isImm12() const { return isImm() && isImm12(getImm()); }
bool isImm16() const { return isImm() && isImm16(getImm()); }
bool isOff3() const { return isImm() && isOff3(getImm()); }
bool isOff10() const { return isImm() && isOff10(getImm()); }
bool isShiftConst3() const { return isImm() && isShiftConst3(getImm()); }
bool isShiftImm6() const { return isImm() && isShiftImm6(getImm()); }
bool isToken() const { return Kind == Token; }
bool isMem() const { return false; }
// Check that the immediate fits in an imm6
bool isMemSrc10() const {
if (Kind != MemSrc || Mem.WithPreDec || Mem.WithPostInc) {
return false;
}
// AAPAsmParser::checkTargetMatchPredicate checks that the register is
// is in the GR64 class
return isOff10(getMemSrcImm());
}
bool isMemSrc10PostInc() const {
if (Kind != MemSrc) {
return false;
}
if (Mem.WithPreDec) {
return false;
}
if (!Mem.WithPostInc) {
return false;
}
// AAPAsmParser::checkTargetMatchPredicate checks that the register is
// is in the GR64 class
return isOff10(getMemSrcImm());
}
bool isMemSrc10PreDec() const {
if (Kind != MemSrc) {
return false;
}
if (!Mem.WithPreDec) {
return false;
}
if (Mem.WithPostInc) {
return false;
}
// AAPAsmParser::checkTargetMatchPredicate checks that the register is
// is in the GR64 class
return isOff10(getMemSrcImm());
}
// Check that the immediate fits in an const3. A memsrc3 operand may only
// have a constant in its immediate field.
bool isMemSrc3() const {
if (Kind != MemSrc || Mem.WithPreDec || Mem.WithPostInc) {
return false;
}
// AAPAsmParser::checkTargetMatchPredicate checks that the register is
// is in the GR8 class
return isOff3(getMemSrcImm());
}
bool isMemSrc3PostInc() const {
if (Kind != MemSrc) {
return false;
}
if (Mem.WithPreDec) {
return false;
}
if (!Mem.WithPostInc) {
return false;
}
// AAPAsmParser::checkTargetMatchPredicate checks that the register is
// is in the GR8 class
return isOff3(getMemSrcImm());
}
bool isMemSrc3PreDec() const {
if (Kind != MemSrc) {
return false;
}
if (!Mem.WithPreDec) {
return false;
}
if (Mem.WithPostInc) {
return false;
}
// AAPAsmParser::checkTargetMatchPredicate checks that the register is
// is in the GR8 class
return isOff3(getMemSrcImm());
}
void addExpr(MCInst &Inst, const MCExpr *Expr) const {
// Add as immediates where possible. Null MCExpr = 0
if (Expr == 0)
Inst.addOperand(MCOperand::createImm(0));
else if (const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Expr))
Inst.addOperand(MCOperand::createImm(CE->getValue()));
else
Inst.addOperand(MCOperand::createExpr(Expr));
}
void addRegOperands(MCInst &Inst, unsigned N) const {
assert(N == 1 && "Invalid number of operands!");
Inst.addOperand(MCOperand::createReg(getReg()));
}
void addImmOperands(MCInst &Inst, unsigned N) const {
assert(N == 1 && "Invalid number of operands!");
addExpr(Inst, getImm());
}
void addMemSrcOperands(MCInst &Inst, unsigned N) const {
assert(N == 2 && "Invalid number of operands!");
Inst.addOperand(MCOperand::createReg(getMemSrcReg()));
addExpr(Inst, getMemSrcImm());
}
void addMemSrc10Operands(MCInst &Inst, unsigned N) const {
addMemSrcOperands(Inst, N);
}
void addMemSrc10PostIncOperands(MCInst &Inst, unsigned N) const {
addMemSrcOperands(Inst, N);
}
void addMemSrc10PreDecOperands(MCInst &Inst, unsigned N) const {
addMemSrcOperands(Inst, N);
}
void addMemSrc3Operands(MCInst &Inst, unsigned N) const {
addMemSrcOperands(Inst, N);
}
void addMemSrc3PostIncOperands(MCInst &Inst, unsigned N) const {
addMemSrcOperands(Inst, N);
}
void addMemSrc3PreDecOperands(MCInst &Inst, unsigned N) const {
addMemSrcOperands(Inst, N);
}
// FIXME: Implement this
void print(raw_ostream &OS) const {}
static std::unique_ptr<AAPOperand> CreateToken(StringRef Str, SMLoc S) {
auto Op = make_unique<AAPOperand>(Token);
Op->Tok.Data = Str.data();
Op->Tok.Length = Str.size();
Op->StartLoc = S;
Op->EndLoc = S;
return Op;
}
static std::unique_ptr<AAPOperand> CreateReg(unsigned RegNo, SMLoc S,
SMLoc E) {
auto Op = make_unique<AAPOperand>(Register);
Op->Reg.RegNum = RegNo;
Op->StartLoc = S;
Op->EndLoc = E;
return Op;
}
static std::unique_ptr<AAPOperand> CreateImm(const MCExpr *Val, SMLoc S,
SMLoc E) {
auto Op = make_unique<AAPOperand>(Immediate);
Op->Imm.Val = Val;
Op->StartLoc = S;
Op->EndLoc = E;
return Op;
}
static std::unique_ptr<AAPOperand>
CreateMemSrc(unsigned RegNo, const MCExpr *Offset, bool WithPreDec,
bool WithPostInc, SMLoc S, SMLoc E) {
auto Op = make_unique<AAPOperand>(MemSrc);
Op->Mem.WithPreDec = WithPreDec;
Op->Mem.RegNum = RegNo;
Op->Mem.WithPostInc = WithPostInc;
Op->Mem.Offset = Offset;
Op->StartLoc = S;
Op->EndLoc = E;
return Op;
}
};
} // end anonymous namespace.
// Auto-generated by TableGen
static unsigned MatchRegisterName(StringRef Name);
static const char *getSubtargetFeatureName(uint64_t Val);
bool AAPAsmParser::MatchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode,
OperandVector &Operands,
MCStreamer &Out, uint64_t &ErrorInfo,
bool matchingInlineAsm) {
MCInst Inst;
SMLoc ErrorLoc;
switch (MatchInstructionImpl(Operands, Inst, ErrorInfo, matchingInlineAsm)) {
default:
break;
case Match_Success:
Out.EmitInstruction(Inst, STI);
return false;
case Match_MissingFeature: {
assert(ErrorInfo && "Unknown missing feature!");
std::string Msg = "Use of this instruction requires:";
unsigned Mask = 1;
for (unsigned i = 0; i < (sizeof(ErrorInfo) * 8 - 1); ++i) {
if (ErrorInfo & Mask) {
Msg += " ";
Msg += getSubtargetFeatureName(ErrorInfo & Mask);
}
Mask <<= 1;
}
return Error(IDLoc, Msg);
}
case Match_MnemonicFail:
return Error(IDLoc, "Unrecognized instruction mnemonic");
case Match_InvalidOperand:
ErrorLoc = IDLoc;
if (ErrorInfo != ~0U) {
if (ErrorInfo >= Operands.size())
return Error(IDLoc, "Too few operands for instruction");
ErrorLoc = ((AAPOperand &)*Operands[ErrorInfo]).getStartLoc();
if (ErrorLoc == SMLoc())
ErrorLoc = IDLoc;
}
return Error(IDLoc, "Invalid operand for instruction");
}
llvm_unreachable("Unknown match type detected!");
}
bool AAPAsmParser::ParseRegister(unsigned &RegNo, SMLoc &StartLoc,
SMLoc &EndLoc) {
return (ParseRegister(RegNo) == nullptr);
}
std::unique_ptr<AAPOperand> AAPAsmParser::ParseRegister(unsigned &RegNo) {
SMLoc S = Parser.getTok().getLoc();
SMLoc E = SMLoc::getFromPointer(Parser.getTok().getLoc().getPointer() - 1);
// Registers have '$' prefix
if (getLexer().getKind() != AsmToken::Dollar) {
return nullptr;
}
getLexer().Lex();
switch (getLexer().getKind()) {
default:
return nullptr;
case AsmToken::Identifier:
std::string lowerCaseStr = getLexer().getTok().getString().lower();
RegNo = MatchRegisterName(lowerCaseStr);
if (RegNo == 0) {
return nullptr;
}
getLexer().Lex();
return AAPOperand::CreateReg(RegNo, S, E);
}
}
std::unique_ptr<AAPOperand> AAPAsmParser::ParseImmediate() {
SMLoc S = Parser.getTok().getLoc();
SMLoc E = SMLoc::getFromPointer(Parser.getTok().getLoc().getPointer() - 1);
const MCExpr *EVal;
if (!getParser().parseExpression(EVal, E)) {
return AAPOperand::CreateImm(EVal, S, E);
}
return nullptr;
}
std::unique_ptr<AAPOperand> AAPAsmParser::ParseMemSrc() {
SMLoc S = Parser.getTok().getLoc();
SMLoc E = SMLoc::getFromPointer(Parser.getTok().getLoc().getPointer() - 1);
bool WithPreDec = false;
bool WithPostInc = false;
// First check for a '-', signifying a predecrement
if (getLexer().getKind() == AsmToken::Minus) {
getLexer().Lex();
WithPreDec = true;
}
unsigned RegNo;
std::unique_ptr<AAPOperand> RegOp = ParseRegister(RegNo);
if (!RegOp) {
Error(Parser.getTok().getLoc(), "Missing register in memsrc operand");
return nullptr;
}
RegNo = RegOp->getReg();
// Check for a '+' signifying a post increment
if (getLexer().getKind() == AsmToken::Plus) {
getLexer().Lex();
WithPostInc = true;
}
if (!getLexer().is(AsmToken::Comma)) {
Error(Parser.getTok().getLoc(), "Missing ',' separator in memsrc operand");
return nullptr;
}
Parser.Lex();
std::unique_ptr<AAPOperand> ImmOp = ParseImmediate();
if (!ImmOp) {
Error(Parser.getTok().getLoc(), "Missing immediate in memsrc operand");
return nullptr;
}
const MCExpr *ImmVal = ImmOp->getImm();
return AAPOperand::CreateMemSrc(RegNo, ImmVal, WithPreDec, WithPostInc, S, E);
}
/// Looks at a token type and creates the relevant operand
/// from this information, adding to Operands.
/// If operand was parsed, returns false, else true.
bool AAPAsmParser::ParseOperand(OperandVector &Operands) {
std::unique_ptr<AAPOperand> Op = nullptr;
// Attempt to parse token as register
unsigned RegNo;
Op = ParseRegister(RegNo);
if (Op) {
Operands.push_back(std::move(Op));
return false;
}
// If we see a '[', that implies a memsrc follows
if (getLexer().getKind() == AsmToken::LBrac) {
SMLoc S = Parser.getTok().getLoc();
Operands.push_back(AAPOperand::CreateToken("[", S));
Parser.Lex(); // Eat '['
Op = ParseMemSrc();
if (Op) {
Operands.push_back(std::move(Op));
S = Parser.getTok().getLoc();
if (getLexer().getKind() == AsmToken::RBrac) {
Operands.push_back(AAPOperand::CreateToken("]", S));
Parser.Lex(); // Eat ']'
} else {
Error(S, "Missing closing brace for memsrc operand");
return true;
}
return false;
}
}
// Attempt to parse token as an immediate
Op = ParseImmediate();
if (Op) {
Operands.push_back(std::move(Op));
return false;
}
// Finally we have exhausted all options and must declare defeat.
Error(Parser.getTok().getLoc(), "Unknown operand");
return true;
}
bool AAPAsmParser::ParseInstruction(ParseInstructionInfo &Info, StringRef Name,
SMLoc NameLoc, OperandVector &Operands) {
// First operand is token for instruction
Operands.push_back(AAPOperand::CreateToken(Name, NameLoc));
// If there are no more operands, then finish
if (getLexer().is(AsmToken::EndOfStatement))
return false;
// Parse first operand
if (ParseOperand(Operands))
return true;
// Parse until end of statement, consuming commas between operands
while (getLexer().isNot(AsmToken::EndOfStatement) &&
getLexer().is(AsmToken::Comma)) {
// Consume comma token
getLexer().Lex();
// Parse next operand
if (ParseOperand(Operands))
return true;
}
// consume end of statement
return false;
}
bool AAPAsmParser::ParseDirective(AsmToken DirectiveID) { return true; }
extern "C" void LLVMInitializeAAPAsmParser() {
RegisterMCAsmParser<AAPAsmParser> X(TheAAPTarget);
}
#define GET_REGISTER_MATCHER
#define GET_MATCHER_IMPLEMENTATION
#define GET_SUBTARGET_FEATURE_NAME
#include "AAPGenAsmMatcher.inc"

lib/Target/AAP/AsmParser/CMakeLists.txt

  • This file was added.
add_llvm_library(LLVMAAPAsmParser
AAPAsmParser.cpp
)
add_dependencies(LLVMAAPAsmParser AAPCommonTableGen)

lib/Target/AAP/AsmParser/LLVMBuild.txt

  • This file was added.
;===- ./lib/Target/AAP/AsmParser/LLVMBuild.txt ----------------*- Conf -*--===;
;
; The LLVM Compiler Infrastructure
;
; This file is distributed under the University of Illinois Open Source
; License. See LICENSE.TXT for details.
;
;===------------------------------------------------------------------------===;
;
; This is an LLVMBuild description file for the components in this subdirectory.
;
; For more information on the LLVMBuild system, please see:
;
; http://llvm.org/docs/LLVMBuild.html
;
;===------------------------------------------------------------------------===;
[component_0]
type = Library
name = AAPAsmParser
parent = AAP
required_libraries = MC MCParser Support AAPDesc AAPInfo
add_to_library_groups = AAP

lib/Target/AAP/AsmParser/Makefile

  • This file was added.
##===- lib/Target/AAP/AsmParser/Makefile ------------------*- Makefile -*-===##
#
# The LLVM Compiler Infrastructure
#
# This file is distributed under the University of Illinois Open Source
# License. See LICENSE.TXT for details.
#
##===----------------------------------------------------------------------===##
LEVEL = ../../../..
LIBRARYNAME = LLVMAAPAsmParser
# Hack: we need to include 'main' AAP target directory to grab private headers
CPP.Flags += -I$(PROJ_OBJ_DIR)/.. -I$(PROJ_SRC_DIR)/..
include $(LEVEL)/Makefile.common

lib/Target/AAP/CMakeLists.txt

  • This file was added.
set(LLVM_TARGET_DEFINITIONS AAP.td)
tablegen(LLVM AAPGenRegisterInfo.inc -gen-register-info)
tablegen(LLVM AAPGenInstrInfo.inc -gen-instr-info)
tablegen(LLVM AAPGenDisassemblerTables.inc -gen-disassembler)
tablegen(LLVM AAPGenMCCodeEmitter.inc -gen-emitter)
tablegen(LLVM AAPGenAsmWriter.inc -gen-asm-writer)
tablegen(LLVM AAPGenAsmMatcher.inc -gen-asm-matcher)
tablegen(LLVM AAPGenDAGISel.inc -gen-dag-isel)
tablegen(LLVM AAPGenSubtargetInfo.inc -gen-subtarget)
tablegen(LLVM AAPGenCallingConv.inc -gen-callingconv)
add_public_tablegen_target(AAPCommonTableGen)
add_llvm_target(AAPCodeGen
AAPFrameLowering.cpp
AAPInstrInfo.cpp
AAPISelDAGToDAG.cpp
AAPISelLowering.cpp
AAPMachineFunctionInfo.cpp
AAPRegisterInfo.cpp
AAPSelectionDAGInfo.cpp
AAPSubtarget.cpp
AAPTargetMachine.cpp
AAPAsmPrinter.cpp
AAPMCInstLower.cpp
)
add_subdirectory(Disassembler)
add_subdirectory(InstPrinter)
add_subdirectory(MCTargetDesc)
add_subdirectory(TargetInfo)
add_subdirectory(AsmParser)

lib/Target/AAP/Disassembler/AAPDisassembler.h

  • This file was added.
//===-- AAPDisassembler.h - AAP Disassembler ----------------------*- C++ -*--//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#ifndef AAPDISASSEMBLER_H
#define AAPDISASSEMBLER_H
#include "llvm/MC/MCDisassembler.h"
// Pull DecodeStatus and its enum values into the global namespace.
typedef llvm::MCDisassembler::DecodeStatus DecodeStatus;
namespace llvm {
class MCInst;
class MemoryObject;
class raw_ostream;
class AAPDisassembler : public MCDisassembler {
public:
AAPDisassembler(const MCSubtargetInfo &STI, MCContext &Ctx)
: MCDisassembler(STI, Ctx) {}
DecodeStatus getInstruction(MCInst &instr, uint64_t &size,
ArrayRef<uint8_t> Bytes, uint64_t address,
raw_ostream &vStream,
raw_ostream &cStream) const override;
};
} // namespace llvm
#endif

lib/Target/AAP/Disassembler/AAPDisassembler.cpp

  • This file was added.
//===-- AAPDisassembler.cpp - Disassembler for AAP ------------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file is part of the AAP Disassembler.
//
//===----------------------------------------------------------------------===//
#include "AAP.h"
#include "AAPDisassembler.h"
#include "AAPRegisterInfo.h"
#include "AAPSubtarget.h"
#include "llvm/MC/MCDisassembler.h"
#include "llvm/MC/MCFixedLenDisassembler.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/Support/MathExtras.h"
#include "llvm/Support/MemoryObject.h"
#include "llvm/Support/TargetRegistry.h"
#define DEBUG_TYPE "AAP-disassembler"
using namespace llvm;
typedef MCDisassembler::DecodeStatus DecodeStatus;
namespace llvm {
extern Target TheAAPTarget;
}
static MCDisassembler *createAAPDisassembler(const Target &T,
const MCSubtargetInfo &STI,
MCContext &Ctx) {
return new AAPDisassembler(STI, Ctx);
}
extern "C" void LLVMInitializeAAPDisassembler() {
// Register the disassembler
TargetRegistry::RegisterMCDisassembler(TheAAPTarget, createAAPDisassembler);
}
// Forward declare because the autogenerated code will reference this.
// Definition is further down.
DecodeStatus DecodeGR8RegisterClass(MCInst &Inst, unsigned RegNo,
uint64_t Address, const void *Decoder);
DecodeStatus DecodeGR64RegisterClass(MCInst &Inst, unsigned RegNo,
uint64_t Address, const void *Decoder);
DecodeStatus decodeMemSrcOperand(MCInst &Inst, unsigned Operand,
uint64_t Address, const void *Decoder);
DecodeStatus decodeShiftOperand(MCInst &Inst, unsigned RegNo,
uint64_t Address, const void *Decoder);
#include "AAPGenDisassemblerTables.inc"
DecodeStatus AAPDisassembler::getInstruction(MCInst &MI, uint64_t &Size,
ArrayRef<uint8_t> Bytes,
uint64_t Address, raw_ostream &os,
raw_ostream &cs) const {
uint32_t Insn;
DecodeStatus Result;
// First try a 16-bit instruction
Insn = (Bytes[1] << 8) | (Bytes[0] << 0);
// Next try generic 16-bit instructions
Result = decodeInstruction(DecoderTable16, MI, Insn, Address, this, STI);
if (Result != MCDisassembler::Fail) {
Size = 2;
return Result;
}
// Finally try a 32-bit instruction
Insn =
(Bytes[3] << 24) | (Bytes[2] << 16) | (Bytes[1] << 8) | (Bytes[0] << 0);
// Call auto-generated decoder function
Result = decodeInstruction(DecoderTable32, MI, Insn, Address, this, STI);
if (Result != MCDisassembler::Fail) {
Size = 4;
return Result;
}
// In case of invalid decode, assume it was a short instruction
Size = 2;
return MCDisassembler::Fail;
}
static const unsigned AAPRegs8[] = {AAP::R0, AAP::R1, AAP::R2, AAP::R3,
AAP::R4, AAP::R5, AAP::R6, AAP::R7};
static const unsigned AAPRegs64[] = {
AAP::R0, AAP::R1, AAP::R2, AAP::R3, AAP::R4, AAP::R5, AAP::R6,
AAP::R7, AAP::R8, AAP::R9, AAP::R10, AAP::R11, AAP::R12, AAP::R13,
AAP::R14, AAP::R15, AAP::R16, AAP::R17, AAP::R18, AAP::R19, AAP::R20,
AAP::R21, AAP::R22, AAP::R23, AAP::R24, AAP::R25, AAP::R26, AAP::R27,
AAP::R28, AAP::R29, AAP::R30, AAP::R31, AAP::R32, AAP::R33, AAP::R34,
AAP::R35, AAP::R36, AAP::R37, AAP::R38, AAP::R39, AAP::R40, AAP::R41,
AAP::R42, AAP::R43, AAP::R44, AAP::R45, AAP::R46, AAP::R47, AAP::R48,
AAP::R49, AAP::R50, AAP::R51, AAP::R52, AAP::R53, AAP::R54, AAP::R55,
AAP::R56, AAP::R57, AAP::R58, AAP::R59, AAP::R60, AAP::R61, AAP::R62,
AAP::R63};
template <std::size_t N>
static DecodeStatus decodeRegisterClass(MCInst &Inst, uint64_t RegNo,
const unsigned(&Regs)[N]) {
if (RegNo >= N)
return MCDisassembler::Fail;
Inst.addOperand(MCOperand::createReg(Regs[RegNo]));
return MCDisassembler::Success;
}
DecodeStatus DecodeGR8RegisterClass(MCInst &Inst, unsigned RegNo,
uint64_t Address, const void *Decoder) {
return decodeRegisterClass(Inst, RegNo, AAPRegs8);
}
DecodeStatus DecodeGR64RegisterClass(MCInst &Inst, unsigned RegNo,
uint64_t Address, const void *Decoder) {
return decodeRegisterClass(Inst, RegNo, AAPRegs64);
}
DecodeStatus decodeMemSrcOperand(MCInst &Inst, unsigned Operand,
uint64_t Address, const void *Decoder) {
unsigned Reg = (Operand >> 16) & 0x3f;
unsigned Offset = Operand & 0xffff;
if (decodeRegisterClass(Inst, Reg, AAPRegs64) == MCDisassembler::Fail) {
return MCDisassembler::Fail;
}
Inst.addOperand(MCOperand::createImm(SignExtend32<16>(Offset)));
return MCDisassembler::Success;
}
DecodeStatus decodeShiftOperand(MCInst &Inst, unsigned Operand,
uint64_t Address, const void *Decoder) {
Inst.addOperand(MCOperand::createImm(Operand + 1));
return MCDisassembler::Success;
}

lib/Target/AAP/Disassembler/CMakeLists.txt

  • This file was added.
include_directories( ${CMAKE_CURRENT_BINARY_DIR}/.. ${CMAKE_CURRENT_SOURCE_DIR}/.. )
add_llvm_library(LLVMAAPDisassembler
AAPDisassembler.cpp
)
add_dependencies(LLVMAAPDisassembler AAPCommonTableGen)

lib/Target/AAP/Disassembler/LLVMBuild.txt

  • This file was added.
;===- ./lib/Target/AAP/Disassembler/LLVMBuild.txt --------------*- Conf -*--===;
;
; The LLVM Compiler Infrastructure
;
; This file is distributed under the University of Illinois Open Source
; License. See LICENSE.TXT for details.
;
;===------------------------------------------------------------------------===;
;
; This is an LLVMBuild description file for the components in this subdirectory.
;
; For more information on the LLVMBuild system, please see:
;
; http://llvm.org/docs/LLVMBuild.html
;
;===------------------------------------------------------------------------===;
[component_0]
type = Library
name = AAPDisassembler
parent = AAP
required_libraries = Support AAPInfo MCDisassembler AAPDesc
add_to_library_groups = AAP

lib/Target/AAP/Disassembler/Makefile

  • This file was added.
##===- lib/Target/AAP/Disassembler/Makefile ----------------*- Makefile -*-===##
#
# The LLVM Compiler Infrastructure
#
# This file is distributed under the University of Illinois Open Source
# License. See LICENSE.TXT for details.
#
##===----------------------------------------------------------------------===##
LEVEL = ../../../..
LIBRARYNAME = LLVMAAPDisassembler
# Hack: we need to include 'main' AAP target directory to grab private headers
CPP.Flags += -I$(PROJ_OBJ_DIR)/.. -I$(PROJ_SRC_DIR)/..
include $(LEVEL)/Makefile.common

lib/Target/AAP/InstPrinter/AAPInstPrinter.h

  • This file was added.
//= AAPInstPrinter.h - Convert AAP MCInst to assembly syntax -------*- C++ -*-//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This class prints a AAP MCInst to a .s file.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_LIB_TARGET_AAP_INSTPRINTER_AAPINSTPRINTER_H
#define LLVM_LIB_TARGET_AAP_INSTPRINTER_AAPINSTPRINTER_H
#include "llvm/MC/MCInstPrinter.h"
namespace llvm {
class MCOperand;
class AAPInstPrinter : public MCInstPrinter {
public:
AAPInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII,
const MCRegisterInfo &MRI)
: MCInstPrinter(MAI, MII, MRI) {}
void printInst(const MCInst *MI, raw_ostream &O, StringRef Annot,
const MCSubtargetInfo &STI) override;
// Autogenerated by tblgen.
void printInstruction(const MCInst *MI, raw_ostream &O);
static const char *getRegisterName(unsigned RegNo);
void printOperand(const MCInst *MI, unsigned OpNo, raw_ostream &O,
const char *Modifier = nullptr);
void printPCRelImmOperand(const MCInst *MI, unsigned OpNo, raw_ostream &O,
const char *Modifier = nullptr);
void printMemSrcOperand(const MCInst *MI, unsigned OpNo, raw_ostream &O,
const char *Modifier = nullptr,
bool WithPreDec = false, bool WithPostInc = false);
void printMemSrcPostIncOperand(const MCInst *MI, unsigned OpNo,
raw_ostream &O,
const char *Modifier = nullptr);
void printMemSrcPreDecOperand(const MCInst *MI, unsigned OpNo, raw_ostream &O,
const char *Modifier = nullptr);
private:
void printRegister(unsigned RegNo, raw_ostream &O) const;
};
}
#endif

lib/Target/AAP/InstPrinter/AAPInstPrinter.cpp

  • This file was added.
//===-- AAPInstPrinter.cpp - Convert AAP MCInst to assembly syntax --------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This class prints an AAP MCInst to a .s file.
//
//===----------------------------------------------------------------------===//
#include "AAPInstPrinter.h"
#include "AAP.h"
#include "llvm/MC/MCAsmInfo.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCInst.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/FormattedStream.h"
using namespace llvm;
#define DEBUG_TYPE "asm-printer"
// Include the auto-generated portion of the assembly writer.
#include "AAPGenAsmWriter.inc"
void AAPInstPrinter::printInst(const MCInst *MI, raw_ostream &O,
StringRef Annot, const MCSubtargetInfo &STI) {
printInstruction(MI, O);
printAnnotation(O, Annot);
}
void AAPInstPrinter::printRegister(unsigned RegNo, raw_ostream &O) const {
O << '$' << getRegisterName(RegNo);
}
void AAPInstPrinter::printOperand(const MCInst *MI, unsigned OpNo,
raw_ostream &O, const char *Modifier) {
assert((Modifier == nullptr || Modifier[0] == 0) && "No modifiers supported");
const MCOperand &Op = MI->getOperand(OpNo);
if (Op.isReg()) {
printRegister(Op.getReg(), O);
} else if (Op.isImm()) {
O << Op.getImm();
} else {
assert(Op.isExpr() && "unknown operand kind in printOperand");
O << *Op.getExpr();
}
}
void AAPInstPrinter::printPCRelImmOperand(const MCInst *MI, unsigned OpNo,
raw_ostream &O,
const char *Modifier) {
const MCOperand &Op = MI->getOperand(OpNo);
if (Op.isImm()) {
O << Op.getImm();
} else {
assert(Op.isExpr() && "unknown pcrel immediate operand");
O << *Op.getExpr();
}
}
void AAPInstPrinter::printMemSrcOperand(const MCInst *MI, unsigned OpNo,
raw_ostream &O, const char *Modifier,
bool WithPreDec, bool WithPostInc) {
const MCOperand &Base = MI->getOperand(OpNo);
const MCOperand &Offset = MI->getOperand(OpNo + 1);
if (WithPreDec) {
O << '-';
}
// Print register base field
if (Base.getReg()) {
printRegister(Base.getReg(), O);
}
if (WithPostInc) {
O << '+';
}
O << ", ";
if (Offset.isImm()) {
O << Offset.getImm();
} else if (Offset.isExpr()) {
O << *Offset.getExpr();
} else {
llvm_unreachable("Expected immediate/expression in offset field");
}
}
void AAPInstPrinter::printMemSrcPostIncOperand(const MCInst *MI, unsigned OpNo,
raw_ostream &O,
const char *Modifier) {
printMemSrcOperand(MI, OpNo, O, Modifier, false, true);
}
void AAPInstPrinter::printMemSrcPreDecOperand(const MCInst *MI, unsigned OpNo,
raw_ostream &O,
const char *Modifier) {
printMemSrcOperand(MI, OpNo, O, Modifier, true, false);
}

lib/Target/AAP/InstPrinter/CMakeLists.txt

  • This file was added.
add_llvm_library(LLVMAAPAsmPrinter
AAPInstPrinter.cpp
)

lib/Target/AAP/InstPrinter/LLVMBuild.txt

  • This file was added.
;===- ./lib/Target/AAP/InstPrinter/LLVMBuild.txt ---------------*- Conf -*--===;
;
; The LLVM Compiler Infrastructure
;
; This file is distributed under the University of Illinois Open Source
; License. See LICENSE.TXT for details.
;
;===------------------------------------------------------------------------===;
;
; This is an LLVMBuild description file for the components in this subdirectory.
;
; For more information on the LLVMBuild system, please see:
;
; http://llvm.org/docs/LLVMBuild.html
;
;===------------------------------------------------------------------------===;
[component_0]
type = Library
name = AAPAsmPrinter
parent = AAP
required_libraries = MC Support
add_to_library_groups = AAP

lib/Target/AAP/InstPrinter/Makefile

  • This file was added.
##===- lib/Target/AAP/AsmPrinter/Makefile ------------------*- Makefile -*-===##
#
# The LLVM Compiler Infrastructure
#
# This file is distributed under the University of Illinois Open Source
# License. See LICENSE.TXT for details.
#
##===----------------------------------------------------------------------===##
LEVEL = ../../../..
LIBRARYNAME = LLVMAAPAsmPrinter
# Hack: we need to include 'main' AAP target directory to grab private headers
CPP.Flags += -I$(PROJ_OBJ_DIR)/.. -I$(PROJ_SRC_DIR)/..
include $(LEVEL)/Makefile.common

lib/Target/AAP/LLVMBuild.txt

  • This file was added.
;===- ./lib/Target/AAP/LLVMBuild.txt -------------------------*- Conf -*--===;
;
; The LLVM Compiler Infrastructure
;
; This file is distributed under the University of Illinois Open Source
; License. See LICENSE.TXT for details.
;
;===------------------------------------------------------------------------===;
;
; This is an LLVMBuild description file for the components in this subdirectory.
;
; For more information on the LLVMBuild system, please see:
;
; http://llvm.org/docs/LLVMBuild.html
;
;===------------------------------------------------------------------------===;
[common]
subdirectories = AsmParser Disassembler InstPrinter MCTargetDesc TargetInfo
[component_0]
type = TargetGroup
name = AAP
parent = Target
has_asmprinter = 1
has_asmparser = 1
has_diassembler = 1
[component_1]
type = Library
name = AAPCodeGen
parent = AAP
required_libraries = CodeGen Core Support Target SelectionDAG TransformUtils AAPInfo AsmPrinter AAPAsmPrinter AAPDesc MC
add_to_library_groups = AAP

lib/Target/AAP/MCTargetDesc/AAPAsmBackend.cpp

  • This file was added.
//===-- AAPAsmBackend.cpp - AAP Assembler Backend -------------------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#include "AAPMCTargetDesc.h"
#include "MCTargetDesc/AAPFixupKinds.h"
#include "llvm/MC/MCAsmBackend.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCELFObjectWriter.h"
#include "llvm/MC/MCFixupKindInfo.h"
#include "llvm/MC/MCObjectWriter.h"
using namespace llvm;
namespace {
class AAPAsmBackend : public MCAsmBackend {
public:
AAPAsmBackend(Target const &T) {}
unsigned getNumFixupKinds() const override { return 14; }
const MCFixupKindInfo &getFixupKindInfo(MCFixupKind Kind) const override {
const static MCFixupKindInfo Infos[AAP::NumTargetFixupKinds] = {
// We tell LLVM that branches are not PC relative to prevent it from
// resolving them, these are more complex fields which we instead want
// populate in the linker.
// This table *must* be in the order that the fixup_* kinds are defined
// in
// AAPFixupKinds.h.
//
// Name offset size flags
{"fixup_AAP_NONE", 0, 16, 0},
{"fixup_AAP_BR16", 0, 9, 0},
{"fixup_AAP_BR32", 0, 9, 0},
{"fixup_AAP_BRCC16", 6, 3, 0},
{"fixup_AAP_BRCC32", 6, 3, 0},
{"fixup_AAP_BAL16", 0, 3, 0},
{"fixup_AAP_BAL32", 0, 3, 0},
{"fixup_AAP_ABS6", 0, 3, 0},
{"fixup_AAP_ABS9", 0, 3, 0},
{"fixup_AAP_ABS10", 0, 3, 0},
{"fixup_AAP_ABS12", 0, 6, 0},
{"fixup_AAP_ABS16", 0, 6, 0},
{"fixup_AAP_SHIFT6", 0, 6, 0},
{"fixup_AAP_OFF10", 0, 3, 0}
};
if (Kind < FirstTargetFixupKind)
return MCAsmBackend::getFixupKindInfo(Kind);
assert(unsigned(Kind - FirstTargetFixupKind) < getNumFixupKinds() &&
"Invalid kind!");
return Infos[Kind - FirstTargetFixupKind];
}
void applyFixup(MCFixup const &Fixup, char *Data, unsigned DataSize,
uint64_t Value, bool IsPCRel) const override {
return;
}
bool mayNeedRelaxation(MCInst const &Inst) const override {
switch (Inst.getOpcode()) {
case AAP::NOP_short:
case AAP::ADDI_i3_short:
case AAP::SUBI_i3_short:
case AAP::ASRI_i3_short:
case AAP::LSLI_i3_short:
case AAP::LSRI_i3_short:
case AAP::MOVI_i6_short:
case AAP::LDB_short:
case AAP::LDW_short:
case AAP::LDB_postinc_short:
case AAP::LDW_postinc_short:
case AAP::LDB_predec_short:
case AAP::LDW_predec_short:
case AAP::STB_short:
case AAP::STW_short:
case AAP::STB_postinc_short:
case AAP::STW_postinc_short:
case AAP::STB_predec_short:
case AAP::STW_predec_short:
case AAP::BRA_short:
case AAP::BAL_short:
case AAP::BEQ_short:
case AAP::BNE_short:
case AAP::BLTS_short:
case AAP::BGTS_short:
case AAP::BLTU_short:
case AAP::BGTU_short:
// Currently, these instructions should not generate fixups so they do
// not need to be relaxed.
return false;
default:
return false;
}
}
bool fixupNeedsRelaxation(MCFixup const &Fixup, uint64_t Value,
MCRelaxableFragment const *DF,
MCAsmLayout const &Layout) const override {
// All instructions with short fixups should be relaxed
switch ((unsigned)Fixup.getKind()) {
case AAP::fixup_AAP_BR16:
case AAP::fixup_AAP_BRCC16:
case AAP::fixup_AAP_BAL16:
// At the moment, we should never generate or parse short instructions
// with these fixups.
llvm_unreachable("Cannot relax short instruction fixups!");
return false;
default:
return false;
}
}
// Get the equivalent
static unsigned getRelaxedOpcode(unsigned Opcode) {
switch (Opcode) {
case AAP::NOP_short: return AAP::NOP;
case AAP::ADDI_i3_short: return AAP::ADDI_i10;
case AAP::SUBI_i3_short: return AAP::SUBI_i10;
case AAP::ASRI_i3_short: return AAP::ASRI_i6;
case AAP::LSLI_i3_short: return AAP::LSLI_i6;
case AAP::LSRI_i3_short: return AAP::LSRI_i6;
case AAP::MOVI_i6_short: return AAP::MOVI_i16;
case AAP::LDB_short: return AAP::LDB;
case AAP::LDW_short: return AAP::LDW;
case AAP::LDB_postinc_short: return AAP::LDB_postinc;
case AAP::LDW_postinc_short: return AAP::LDW_postinc;
case AAP::LDB_predec_short: return AAP::LDB_predec;
case AAP::LDW_predec_short: return AAP::LDW_predec;
case AAP::STB_short: return AAP::STB;
case AAP::STW_short: return AAP::STW;
case AAP::STB_postinc_short: return AAP::STB_postinc;
case AAP::STW_postinc_short: return AAP::STW_postinc;
case AAP::STB_predec_short: return AAP::STB_predec;
case AAP::STW_predec_short: return AAP::STW_predec;
case AAP::BRA_short: return AAP::BRA;
case AAP::BAL_short: return AAP::BAL;
case AAP::BEQ_short: return AAP::BEQ_;
case AAP::BNE_short: return AAP::BNE_;
case AAP::BLTS_short: return AAP::BLTS_;
case AAP::BGTS_short: return AAP::BGTS_;
case AAP::BLTU_short: return AAP::BLTU_;
case AAP::BGTU_short: return AAP::BGTU_;
default:
llvm_unreachable("Unknown opcode for relaxation!");
}
return 0;
}
void relaxInstruction(MCInst const &Inst, MCInst &Res) const override {
// The only instructions which should require relaxation are short
// instructions with fixups, and at the moment these instructions should
// not be selected or parsed
llvm_unreachable("Unexpected short instruction with fixup");
}
bool writeNopData(uint64_t Count, MCObjectWriter *OW) const override {
if ((Count % 2) != 0) {
return false;
}
// 0x0000 corresponds to nop $r0, 0
for (uint64_t i = 0; i < Count; i += 2) {
OW->write16(0x0000);
}
return true;
}
};
} // end anonymous namespace
namespace {
class ELFAAPAsmBackend : public AAPAsmBackend {
uint8_t OSABI;
public:
ELFAAPAsmBackend(Target const &T, uint8_t OSABI)
: AAPAsmBackend(T), OSABI(OSABI) {}
MCObjectWriter *createObjectWriter(raw_pwrite_stream &OS) const override {
StringRef CPU("Default");
return createAAPELFObjectWriter(OS, OSABI, CPU);
}
};
} // end anonymous namespace
namespace llvm {
MCAsmBackend *createAAPAsmBackend(Target const &T, MCRegisterInfo const &MRI,
const Triple &TT, StringRef CPU) {
uint8_t OSABI = MCELFObjectTargetWriter::getOSABI(Triple(TT).getOS());
return new ELFAAPAsmBackend(T, OSABI);
}
}

lib/Target/AAP/MCTargetDesc/AAPELFObjectWriter.cpp

  • This file was added.
//===-- AAPELFObjectWriter.cpp - AAP Target Descriptions ----------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#include "AAP.h"
#include "MCTargetDesc/AAPFixupKinds.h"
#include "llvm/MC/MCAssembler.h"
#include "llvm/MC/MCELFObjectWriter.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/raw_ostream.h"
#define DEBUG_TYPE "aap-elfwriter"
using namespace llvm;
namespace {
class AAPELFObjectWriter : public MCELFObjectTargetWriter {
private:
StringRef CPU;
public:
AAPELFObjectWriter(uint8_t OSABI, StringRef C);
virtual unsigned GetRelocType(MCValue const &Target, MCFixup const &Fixup,
bool IsPCRel) const override;
};
}
AAPELFObjectWriter::AAPELFObjectWriter(uint8_t OSABI, StringRef C)
: MCELFObjectTargetWriter(/*Is64bit*/ false, OSABI, ELF::EM_AAP,
/*HasRelocationAddend*/ true),
CPU(C) {}
unsigned AAPELFObjectWriter::GetRelocType(MCValue const & /*Target*/,
MCFixup const &Fixup,
bool IsPCRel) const {
llvm::MCFixupKind Kind = Fixup.getKind();
switch ((unsigned)Kind) {
case AAP::fixup_AAP_NONE: return ELF::R_AAP_NONE;
case AAP::fixup_AAP_BR32: return ELF::R_AAP_BR32;
case AAP::fixup_AAP_BRCC32: return ELF::R_AAP_BRCC32;
case AAP::fixup_AAP_BAL32: return ELF::R_AAP_BAL32;
case AAP::fixup_AAP_ABS6: return ELF::R_AAP_ABS6;
case AAP::fixup_AAP_ABS9: return ELF::R_AAP_ABS9;
case AAP::fixup_AAP_ABS10: return ELF::R_AAP_ABS10;
case AAP::fixup_AAP_ABS12: return ELF::R_AAP_ABS12;
case AAP::fixup_AAP_ABS16: return ELF::R_AAP_ABS16;
case AAP::fixup_AAP_SHIFT6: return ELF::R_AAP_SHIFT6;
case AAP::fixup_AAP_OFF10: return ELF::R_AAP_OFF10;
case FK_Data_1: return ELF::R_AAP_8;
case FK_Data_2: return ELF::R_AAP_16;
case FK_Data_4: return ELF::R_AAP_32;
case FK_Data_8: return ELF::R_AAP_64;
// Instrs with these fixups should never be generated or parsed, so for now
// we should not be emitting relocations for them.
case AAP::fixup_AAP_BR16:
case AAP::fixup_AAP_BRCC16:
case AAP::fixup_AAP_BAL16:
llvm_unreachable("Cannot emit relocations for short instruction fixups!");
default:
llvm_unreachable("Unimplemented fixup kind!");
}
return ELF::R_AAP_NONE;
}
MCObjectWriter *llvm::createAAPELFObjectWriter(raw_pwrite_stream &OS,
uint8_t OSABI, StringRef CPU) {
MCELFObjectTargetWriter *MOTW = new AAPELFObjectWriter(OSABI, CPU);
return createELFObjectWriter(MOTW, OS, /*IsLittleEndian*/ true);
}

lib/Target/AAP/MCTargetDesc/AAPFixupKinds.h

  • This file was added.
//===-- AAPFixupKinds.h - AAP Specific Fixup Entries ------------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_AAP_AAPFIXUPKINDS_H
#define LLVM_AAP_AAPFIXUPKINDS_H
#include "llvm/MC/MCFixup.h"
namespace llvm {
namespace AAP {
// Although most of the current fixup types reflect a unique relocation
// one can have multiple fixup types for a given relocation and thus need
// to be uniquely named.
//
// This table *must* be in the save order of
// MCFixupKindInfo Infos[AAP::NumTargetFixupKinds]
// in AAPAsmBackend.cpp.
//
enum Fixups {
// Results in R_AAP_NONE
fixup_AAP_NONE = FirstTargetFixupKind,
// Fixup for resolving branches to other basic blocks
fixup_AAP_BR16,
fixup_AAP_BR32,
// Fixup for resolving conditional branches to other basic blocks
fixup_AAP_BRCC16,
fixup_AAP_BRCC32,
// Branch and link fixups
fixup_AAP_BAL16,
fixup_AAP_BAL32,
// Fixup for absolute values
fixup_AAP_ABS6,
fixup_AAP_ABS9,
fixup_AAP_ABS10,
fixup_AAP_ABS12,
fixup_AAP_ABS16,
// Shift and offset fixups
fixup_AAP_SHIFT6,
fixup_AAP_OFF10,
// Marker
LastTargetFixupKind,
NumTargetFixupKinds = LastTargetFixupKind - FirstTargetFixupKind
};
} // end namespace AAP
} // end namespace llvm
#endif

lib/Target/AAP/MCTargetDesc/AAPMCAsmInfo.h

  • This file was added.
//===-- AAPMCAsmInfo.h - AAP asm properties --------------*- C++ -*--===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the declaration of the AAPMCAsmInfo class.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_LIB_TARGET_AAP_MCTARGETDESC_AAPMCASMINFO_H
#define LLVM_LIB_TARGET_AAP_MCTARGETDESC_AAPMCASMINFO_H
#include "llvm/MC/MCAsmInfoELF.h"
#include "llvm/ADT/Triple.h"
namespace llvm {
class StringRef;
class AAPMCAsmInfo : public MCAsmInfoELF {
void anchor() override;
public:
explicit AAPMCAsmInfo(const Triple &TT);
};
} // namespace llvm
#endif

lib/Target/AAP/MCTargetDesc/AAPMCAsmInfo.cpp

  • This file was added.
//===-- AAPMCAsmInfo.cpp - AAP asm properties -----------------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains the declarations of the AAPMCAsmInfo properties.
//
//===----------------------------------------------------------------------===//
#include "AAPMCAsmInfo.h"
#include "llvm/ADT/Triple.h"
using namespace llvm;
void AAPMCAsmInfo::anchor() {}
AAPMCAsmInfo::AAPMCAsmInfo(const llvm::Triple &TT) {
PointerSize = CalleeSaveStackSlotSize = 2;
CommentString = ";";
SupportsDebugInformation = true;
UsesELFSectionDirectiveForBSS = true;
}

lib/Target/AAP/MCTargetDesc/AAPMCCodeEmitter.h

  • This file was added.
//===-- AAPMCCodeEmitter.h - AAP Code Emitter -------------------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
///
/// Definition for classes that emit AAP machine code from MCInsts
///
//===----------------------------------------------------------------------===//
#ifndef AAPMCCODEEMITTER_H
#define AAPMCCODEEMITTER_H
#include "llvm/MC/MCCodeEmitter.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/Support/raw_ostream.h"
namespace llvm {
class AAPMCCodeEmitter : public MCCodeEmitter {
MCContext &MCtx;
MCInstrInfo const &MCII;
public:
AAPMCCodeEmitter(MCInstrInfo const &aMII, MCContext &aMCT);
MCSubtargetInfo const &getSubtargetInfo() const;
void encodeInstruction(MCInst const &MI, raw_ostream &OS,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const override;
unsigned encodePCRelImmOperand(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const;
unsigned encodeMemSrcOperand(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
unsigned encodeImm3(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
unsigned encodeImm6(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
unsigned encodeImm9(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
unsigned encodeImm10(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
unsigned encodeImm12(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
unsigned encodeImm16(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
unsigned encodeShiftConst3(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
unsigned encodeShiftImm6(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
// TableGen'erated function for getting the
// binary encoding for an instruction.
uint64_t getBinaryCodeForInstr(MCInst const &MI,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
/// Return binary encoding of operand.
unsigned getMachineOpValue(MCInst const &MI, MCOperand const &MO,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const;
private:
AAPMCCodeEmitter(AAPMCCodeEmitter const &) = delete;
void operator=(AAPMCCodeEmitter const &) = delete;
}; // class AAPMCCodeEmitter
} // namespace llvm
#endif /* AAPMCCODEEMITTER_H */

lib/Target/AAP/MCTargetDesc/AAPMCCodeEmitter.cpp

  • This file was added.
//===-- AAPMCCodeEmitter.cpp - AAP Target Descriptions --------------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#include "AAP.h"
#include "MCTargetDesc/AAPFixupKinds.h"
#include "MCTargetDesc/AAPMCCodeEmitter.h"
#include "MCTargetDesc/AAPMCTargetDesc.h"
#include "llvm/ADT/Statistic.h"
#include "llvm/MC/MCCodeEmitter.h"
#include "llvm/MC/MCContext.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCFixup.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/raw_ostream.h"
#define DEBUG_TYPE "aap-codemitter"
using namespace llvm;
using namespace AAP;
STATISTIC(MCNumEmitted, "Number of MC instructions emitted");
namespace {
void emitLittleEndian(uint64_t Encoding, raw_ostream &OS, unsigned sz) {
while (sz > 0) {
OS << static_cast<uint8_t>(Encoding & 0xff);
Encoding = Encoding >> 8;
sz--;
}
}
}
AAPMCCodeEmitter::AAPMCCodeEmitter(MCInstrInfo const &MII, MCContext &Context)
: MCtx(Context), MCII(MII) {}
void AAPMCCodeEmitter::encodeInstruction(MCInst const &MI, raw_ostream &OS,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const {
const MCInstrDesc &Desc = MCII.get(MI.getOpcode());
uint64_t Binary = getBinaryCodeForInstr(MI, Fixups, STI);
emitLittleEndian(Binary, OS, Desc.getSize());
++MCNumEmitted;
}
unsigned AAPMCCodeEmitter::getMachineOpValue(MCInst const &MI,
MCOperand const &MO,
SmallVectorImpl<MCFixup> &Fixups,
MCSubtargetInfo const &STI) const {
if (MO.isReg())
return MCtx.getRegisterInfo()->getEncodingValue(MO.getReg());
if (MO.isImm())
return static_cast<unsigned>(MO.getImm());
// MO must be an expression
assert(MO.isExpr());
const MCExpr *Expr = MO.getExpr();
MCExpr::ExprKind Kind = Expr->getKind();
if (Kind == MCExpr::Binary) {
Expr = static_cast<const MCBinaryExpr *>(Expr)->getLHS();
Kind = Expr->getKind();
}
assert(Kind == MCExpr::SymbolRef);
AAP::Fixups FixupKind = AAP::Fixups(0);
const unsigned Opcode = MI.getOpcode();
if (Opcode == AAP::BAL) {
FixupKind = AAP::fixup_AAP_BAL32;
} else if (Opcode == AAP::BAL_short) {
FixupKind = AAP::fixup_AAP_BAL16;
} else {
llvm_unreachable("Unknown fixup kind!");
}
// Push fixup, encoding 0 as the current operand
Fixups.push_back(
MCFixup::create(0, MO.getExpr(), MCFixupKind(FixupKind), MI.getLoc()));
return 0;
}
MCCodeEmitter *llvm::createAAPMCCodeEmitter(MCInstrInfo const &MII,
MCRegisterInfo const &MRI,
MCContext &Context) {
return new AAPMCCodeEmitter(MII, Context);
}
// TODO: Better way than using LUTs?
static const unsigned BRCCOpcodes[] = {
AAP::BEQ_, AAP::BNE_, AAP::BLTS_,
AAP::BGTS_, AAP::BLTU_, AAP::BGTU_,
AAP::BEQ_short, AAP::BNE_short, AAP::BLTS_short,
AAP::BGTS_short, AAP::BLTU_short, AAP::BGTU_short
};
static bool findOpcode(unsigned Op, ArrayRef<unsigned> Opcodes) {
for (auto It = Opcodes.begin(); It != Opcodes.end(); It++) {
if (Op == *It) {
return true;
}
}
return false;
}
unsigned
AAPMCCodeEmitter::encodePCRelImmOperand(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
const MCOperand &MO = MI.getOperand(Op);
if (MO.isReg() || MO.isImm()) {
return getMachineOpValue(MI, MO, Fixups, STI);
}
const unsigned Opcode = MI.getOpcode();
AAP::Fixups FixupKind;
switch (Opcode) {
case AAP::BRA:
FixupKind = AAP::fixup_AAP_BR32;
break;
case AAP::BRA_short:
FixupKind = AAP::fixup_AAP_BR16;
break;
case AAP::BAL:
FixupKind = AAP::fixup_AAP_BAL32;
break;
case AAP::BAL_short:
FixupKind = AAP::fixup_AAP_BAL16;
break;
default:
FixupKind = AAP::fixup_AAP_NONE;
if (findOpcode(Opcode, BRCCOpcodes)) {
const MCInstrDesc &Desc = MCII.get(Opcode);
if (Desc.getSize() == 4) {
FixupKind = AAP::fixup_AAP_BRCC32;
} else {
FixupKind = AAP::fixup_AAP_BRCC16;
}
} else {
llvm_unreachable("Cannot encode fixup for non-branch pc-relative imm");
}
}
Fixups.push_back(MCFixup::create(0, MO.getExpr(), (MCFixupKind)FixupKind));
return 0;
}
unsigned
AAPMCCodeEmitter::encodeMemSrcOperand(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
unsigned encoding;
// Map register number to its encoding, encode in upper 16 bits
const MCOperand RegOp = MI.getOperand(Op);
assert(RegOp.isReg() && "First operand is not a register!");
unsigned Reg = MCtx.getRegisterInfo()->getEncodingValue(RegOp.getReg());
encoding = (Reg & 0xffff) << 16;
// Immediates map directly to their encoding, map into lower 16 bits
MCOperand ImmOp = MI.getOperand(Op + 1);
if (ImmOp.isImm()) {
encoding |= static_cast<unsigned>(ImmOp.getImm()) & 0xffff;
return encoding;
}
// Not an immediate, check for an expression and store as fixup to be
// resolved later
assert(ImmOp.isExpr() && "Second memsrc op not an immediate or expression!");
const unsigned Opcode = MI.getOpcode();
const MCInstrDesc &Desc = MCII.get(Opcode);
assert(Desc.getSize() == 4 &&
"Cannot encode an expression in a short memory+offset operand");
AAP::Fixups FixupKind = AAP::fixup_AAP_OFF10;
Fixups.push_back(MCFixup::create(0, ImmOp.getExpr(), MCFixupKind(FixupKind)));
return encoding;
}
unsigned AAPMCCodeEmitter::encodeImm3(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
const MCOperand MO = MI.getOperand(Op);
if (MO.isImm()) {
return static_cast<unsigned>(MO.getImm());
}
else {
llvm_unreachable("Cannot encode an expression in a short imm3 operand");
}
return 0;
}
unsigned AAPMCCodeEmitter::encodeImm6(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
const MCOperand MO = MI.getOperand(Op);
if (MO.isImm()) {
return static_cast<unsigned>(MO.getImm());
}
assert(MO.isExpr());
const MCInstrDesc &Desc = MCII.get(MI.getOpcode());
assert(Desc.getSize() == 4 && "Cannot encode fixup for short imm6");
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

Trivial point, but I think this will give an unused variable warning outside Debug mode.

Slightly less trivially, does that check only apply to encodeImm6? There's quite a bit of duplication here; many of the encode* functions look like they could defer to an encodeImmN, passing the fixup needed.

t.p.northover: Trivial point, but I think this will give an unused variable warning outside Debug mode.
AAP::Fixups FixupKind = AAP::fixup_AAP_ABS6;
Fixups.push_back(MCFixup::create(0, MO.getExpr(), MCFixupKind(FixupKind)));
return 0;
}
unsigned AAPMCCodeEmitter::encodeImm9(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
const MCOperand MO = MI.getOperand(Op);
if (MO.isImm()) {
return static_cast<unsigned>(MO.getImm());
}
assert(MO.isExpr());
AAP::Fixups FixupKind = AAP::fixup_AAP_ABS9;
Fixups.push_back(MCFixup::create(0, MO.getExpr(), MCFixupKind(FixupKind)));
return 0;
}
unsigned AAPMCCodeEmitter::encodeImm10(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
const MCOperand MO = MI.getOperand(Op);
if (MO.isImm()) {
return static_cast<unsigned>(MO.getImm());
}
assert(MO.isExpr());
AAP::Fixups FixupKind = AAP::fixup_AAP_ABS10;
Fixups.push_back(MCFixup::create(0, MO.getExpr(), MCFixupKind(FixupKind)));
return 0;
}
unsigned AAPMCCodeEmitter::encodeImm12(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
const MCOperand MO = MI.getOperand(Op);
if (MO.isImm()) {
return static_cast<unsigned>(MO.getImm());
}
assert(MO.isExpr());
AAP::Fixups FixupKind = AAP::fixup_AAP_ABS12;
Fixups.push_back(MCFixup::create(0, MO.getExpr(), MCFixupKind(FixupKind)));
return 0;
}
unsigned AAPMCCodeEmitter::encodeImm16(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
const MCOperand MO = MI.getOperand(Op);
if (MO.isImm()) {
return static_cast<unsigned>(MO.getImm());
}
assert(MO.isExpr());
AAP::Fixups FixupKind = AAP::fixup_AAP_ABS16;
Fixups.push_back(MCFixup::create(0, MO.getExpr(), MCFixupKind(FixupKind)));
return 0;
}
unsigned AAPMCCodeEmitter::encodeShiftConst3(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
const MCOperand MO = MI.getOperand(Op);
if (MO.isImm()) {
// Subtract one to get the actual encoding of the shift value
unsigned value = MO.getImm();
return static_cast<unsigned>(value - 1);
} else {
llvm_unreachable("Cannot encode an expression in a short shift operand");
}
return 0;
}
unsigned AAPMCCodeEmitter::encodeShiftImm6(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups,
const MCSubtargetInfo &STI) const {
const MCOperand MO = MI.getOperand(Op);
if (MO.isImm()) {
// Subtract one to get the actual encoding of the shift value
unsigned value = MO.getImm();
return static_cast<unsigned>(value - 1);
}
assert(MO.isExpr());
AAP::Fixups FixupKind = AAP::fixup_AAP_SHIFT6;
Fixups.push_back(MCFixup::create(0, MO.getExpr(), MCFixupKind(FixupKind)));
return 0;
}
#include "AAPGenMCCodeEmitter.inc"

lib/Target/AAP/MCTargetDesc/AAPMCTargetDesc.h

  • This file was added.
//===-- AAPMCTargetDesc.h - AAP Target Descriptions -------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file provides AAP specific target descriptions.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_LIB_TARGET_AAP_MCTARGETDESC_AAPMCTARGETDESC_H
#define LLVM_LIB_TARGET_AAP_MCTARGETDESC_AAPMCTARGETDESC_H
#include "llvm/Support/DataTypes.h"
namespace llvm {
class MCAsmBackend;
class MCCodeEmitter;
class MCContext;
class MCInstrInfo;
class MCObjectWriter;
class MCRegisterInfo;
class StringRef;
class Target;
class Triple;
class raw_pwrite_stream;
extern Target TheAAPTarget;
MCCodeEmitter *createAAPMCCodeEmitter(MCInstrInfo const &MCII,
MCRegisterInfo const &MRI,
MCContext &Context);
MCAsmBackend *createAAPAsmBackend(Target const &T, MCRegisterInfo const &MRI,
const Triple &TT, StringRef CPU);
MCObjectWriter *createAAPELFObjectWriter(raw_pwrite_stream &OS, uint8_t OSABI,
StringRef CPU);
} // End llvm namespace
// Defines symbolic names for AAP registers.
// This defines a mapping from register name to register number.
#define GET_REGINFO_ENUM
#include "AAPGenRegisterInfo.inc"
// Defines symbolic names for the AAP instructions.
#define GET_INSTRINFO_ENUM
#include "AAPGenInstrInfo.inc"
#define GET_SUBTARGETINFO_ENUM
#include "AAPGenSubtargetInfo.inc"
#endif

lib/Target/AAP/MCTargetDesc/AAPMCTargetDesc.cpp

  • This file was added.
//===-- AAPMCTargetDesc.cpp - AAP Target Descriptions ---------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file provides AAP specific target descriptions.
//
//===----------------------------------------------------------------------===//
#include "AAPMCTargetDesc.h"
#include "InstPrinter/AAPInstPrinter.h"
#include "AAPRegisterInfo.h"
#include "AAPMCAsmInfo.h"
#include "llvm/MC/MCCodeGenInfo.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/Support/TargetRegistry.h"
using namespace llvm;
#define GET_INSTRINFO_MC_DESC
#include "AAPGenInstrInfo.inc"
#define GET_SUBTARGETINFO_MC_DESC
#include "AAPGenSubtargetInfo.inc"
#define GET_REGINFO_MC_DESC
#include "AAPGenRegisterInfo.inc"
static MCInstrInfo *createAAPMCInstrInfo() {
MCInstrInfo *X = new MCInstrInfo();
InitAAPMCInstrInfo(X);
return X;
}
static MCRegisterInfo *createAAPMCRegisterInfo(const Triple &TT) {
MCRegisterInfo *X = new MCRegisterInfo();
InitAAPMCRegisterInfo(X, AAP::R0);
return X;
}
static MCSubtargetInfo *createAAPMCSubtargetInfo(const Triple &TT,
StringRef CPU, StringRef FS) {
return createAAPMCSubtargetInfoImpl(TT, CPU, FS);
}
static MCCodeGenInfo *createAAPMCCodeGenInfo(const Triple &TT, Reloc::Model RM,
CodeModel::Model CM,
CodeGenOpt::Level OL) {
MCCodeGenInfo *X = new MCCodeGenInfo();
X->initMCCodeGenInfo(RM, CM, OL);
return X;
}
static MCInstPrinter *createAAPMCInstPrinter(const Triple &T,
unsigned SyntaxVariant,
const MCAsmInfo &MAI,
const MCInstrInfo &MII,
const MCRegisterInfo &MRI) {
if (SyntaxVariant == 0)
return new AAPInstPrinter(MAI, MII, MRI);
return nullptr;
}
extern "C" void LLVMInitializeAAPTargetMC() {
// Register the MC asm info.
RegisterMCAsmInfo<AAPMCAsmInfo> X(TheAAPTarget);
// Register the MC codegen info.
TargetRegistry::RegisterMCCodeGenInfo(TheAAPTarget, createAAPMCCodeGenInfo);
// Register the MC instruction info.
TargetRegistry::RegisterMCInstrInfo(TheAAPTarget, createAAPMCInstrInfo);
// Register the MC register info.
TargetRegistry::RegisterMCRegInfo(TheAAPTarget, createAAPMCRegisterInfo);
// Register the MC Code Emitter
TargetRegistry::RegisterMCCodeEmitter(TheAAPTarget, createAAPMCCodeEmitter);
// Register the MC subtarget info.
TargetRegistry::RegisterMCSubtargetInfo(TheAAPTarget,
createAAPMCSubtargetInfo);
// Register the MCInstPrinter.
TargetRegistry::RegisterMCInstPrinter(TheAAPTarget, createAAPMCInstPrinter);
// Register the asm backend
TargetRegistry::RegisterMCAsmBackend(TheAAPTarget, createAAPAsmBackend);
}

lib/Target/AAP/MCTargetDesc/CMakeLists.txt

  • This file was added.
add_llvm_library(LLVMAAPDesc
AAPAsmBackend.cpp
AAPELFObjectWriter.cpp
AAPMCAsmInfo.cpp
AAPMCCodeEmitter.cpp
AAPMCTargetDesc.cpp
)

lib/Target/AAP/MCTargetDesc/LLVMBuild.txt

  • This file was added.
;===- ./lib/Target/AAP/MCTargetDesc/LLVMBuild.txt --------------*- Conf -*--===;
;
; The LLVM Compiler Infrastructure
;
; This file is distributed under the University of Illinois Open Source
; License. See LICENSE.TXT for details.
;
;===------------------------------------------------------------------------===;
;
; This is an LLVMBuild description file for the components in this subdirectory.
;
; For more information on the LLVMBuild system, please see:
;
; http://llvm.org/docs/LLVMBuild.html
;
;===------------------------------------------------------------------------===;
[component_0]
type = Library
name = AAPDesc
parent = AAP
required_libraries = MC Support AAPAsmPrinter AAPInfo
add_to_library_groups = AAP

lib/Target/AAP/MCTargetDesc/Makefile

  • This file was added.
##===- lib/Target/AAP/TargetDesc/Makefile ------------------*- Makefile -*-===##
#
# The LLVM Compiler Infrastructure
#
# This file is distributed under the University of Illinois Open Source
# License. See LICENSE.TXT for details.
#
##===----------------------------------------------------------------------===##
LEVEL = ../../../..
LIBRARYNAME = LLVMAAPDesc
# Hack: we need to include 'main' target directory to grab private headers
CPP.Flags += -I$(PROJ_OBJ_DIR)/.. -I$(PROJ_SRC_DIR)/..
include $(LEVEL)/Makefile.common

lib/Target/AAP/Makefile

  • This file was added.
##===- lib/Target/AAP/Makefile ---------------------------*- Makefile -*-===##
#
# The LLVM Compiler Infrastructure
#
# This file is distributed under the University of Illinois Open Source
# License. See LICENSE.TXT for details.
#
##===----------------------------------------------------------------------===##
LEVEL = ../../..
LIBRARYNAME = LLVMAAPCodeGen
TARGET = AAP
# Make sure that tblgen is run, first thing.
BUILT_SOURCES = AAPGenRegisterInfo.inc \
AAPGenInstrInfo.inc \
AAPGenAsmWriter.inc \
AAPGenAsmMatcher.inc \
AAPGenDAGISel.inc \
AAPGenDisassemblerTables.inc \
AAPGenSubtargetInfo.inc
AAPGenCallingConv.inc \
AAPGenMCCodeEmitter.inc
DIRS = AsmParser Disassembler InstPrinter MCTargetDesc TargetInfo
include $(LEVEL)/Makefile.common

lib/Target/AAP/TargetInfo/AAPTargetInfo.cpp

  • This file was added.
//===-- AAPTargetInfo.cpp - AAP Target Implementation ---------------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#include "AAP.h"
#include "llvm/IR/Module.h"
#include "llvm/Support/TargetRegistry.h"
using namespace llvm;
Target llvm::TheAAPTarget;
extern "C" void LLVMInitializeAAPTargetInfo() {
RegisterTarget<Triple::aap> X(TheAAPTarget, "aap", "AAP [experimental]");
}

lib/Target/AAP/TargetInfo/CMakeLists.txt

  • This file was added.
add_llvm_library(LLVMAAPInfo
AAPTargetInfo.cpp
)

lib/Target/AAP/TargetInfo/LLVMBuild.txt

  • This file was added.
;===- ./lib/Target/AAP/TargetInfo/LLVMBuild.txt ----------------*- Conf -*--===;
;
; The LLVM Compiler Infrastructure
;
; This file is distributed under the University of Illinois Open Source
; License. See LICENSE.TXT for details.
;
;===------------------------------------------------------------------------===;
;
; This is an LLVMBuild description file for the components in this subdirectory.
;
; For more information on the LLVMBuild system, please see:
;
; http://llvm.org/docs/LLVMBuild.html
;
;===------------------------------------------------------------------------===;
[component_0]
type = Library
name = AAPInfo
parent = AAP
required_libraries = Support
add_to_library_groups = AAP

lib/Target/AAP/TargetInfo/Makefile

  • This file was added.
##===- lib/Target/AAP/TargetInfo/Makefile ------------------*- Makefile -*-===##
#
# The LLVM Compiler Infrastructure
#
# This file is distributed under the University of Illinois Open Source
# License. See LICENSE.TXT for details.
#
##===----------------------------------------------------------------------===##
LEVEL = ../../../..
LIBRARYNAME = LLVMAAPInfo
# Hack: we need to include 'main' target directory to grab private headers
CPPFLAGS = -I$(PROJ_OBJ_DIR)/.. -I$(PROJ_SRC_DIR)/..
include $(LEVEL)/Makefile.common

lib/Target/LLVMBuild.txt

Show All 13 Lines
; http://llvm.org/docs/LLVMBuild.html ; http://llvm.org/docs/LLVMBuild.html
; ;
;===------------------------------------------------------------------------===; ;===------------------------------------------------------------------------===;
; Please keep these as one per line so that out-of-tree merges ; Please keep these as one per line so that out-of-tree merges
; will typically require only insertion of a line. ; will typically require only insertion of a line.
[common] [common]
subdirectories = subdirectories =
AAP
AMDGPU AMDGPU
ARM ARM
AArch64 AArch64
BPF BPF
CppBackend CppBackend
Hexagon Hexagon
MSP430 MSP430
NVPTX NVPTX
▲ Show 20 Lines • Show All 44 Lines • Show Last 20 Lines

test/CodeGen/AAP/add-sub.ll

  • This file was added.
; RUN: llc -asm-show-inst -march=aap < %s | FileCheck %s
@i16_glob = external global i16
; Simple tests of basic word size add/sub operations
; ADD
define i16 @add_short_imm(i16 %x) {
entry:
;CHECK: add_short_imm:
;CHECK: addi ${{r[0-9]+}}, ${{r[0-9]+}}, 3 {{.*ADDI_i3_short}}
%0 = add i16 %x, 3
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @add_imm(i16 %x) {
entry:
;CHECK: add_imm:
;CHECK: addi ${{r[0-9]+}}, ${{r[0-9]+}}, 123 {{.*ADDI_i10}}
%0 = add i16 %x, 123
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @add_big_imm(i16 %x) {
entry:
;CHECK: add_big_imm:
;CHECK: movi ${{r[0-9]+}}, 21345 {{.*MOVI_i16}}
;CHECK: add ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*ADD_r(_short)?}}
%0 = add i16 %x, 21345
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @add_reg(i16 %x, i16 %y) {
entry:
;CHECK: add_reg:
;CHECK: add ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*ADD_r(_short)?}}
%0 = add i16 %x, %y
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
; Short adds cannot have a relocation in the immediate
define i16 @add_global(i16 %x) {
entry:
;CHECK: add_global:
;CHECK: movi ${{r[0-9]+}}, i16_glob {{.*MOVI_i16}}
;CHECK: add ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*ADD_r(_short)?}}
%0 = add i16 %x, ptrtoint (i16* @i16_glob to i16)
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
; SUB
define i16 @sub_short_imm(i16 %x) {
entry:
;CHECK: sub_short_imm:
;CHECK: subi ${{r[0-9]+}}, ${{r[0-9]+}}, 3 {{.*SUBI_i3_short}}
%0 = sub i16 %x, 3
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
; TODO: ADD_r is selected instead of SUBI_i10
define i16 @sub_imm(i16 %x) {
entry:
;CHECK: sub_imm:
;CHECK: subi ${{r[0-9]+}}, ${{r[0-9]+}}, 252 {{.*SUBI_i10}}
%0 = sub i16 %x, 252
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @sub_big_imm(i16 %x) {
entry:
;CHECK: sub_big_imm:
;CHECK: movi ${{r[0-9]+}}, 12345 {{.*MOVI_i16}}
;CHECK: sub ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*SUB_r(_short)?}}
%0 = sub i16 %x, 12345
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @sub_reg(i16 %x, i16 %y) {
entry:
;CHECK: sub_reg:
;CHECK: sub ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*SUB_r(_short)?}}
%0 = sub i16 %x, %y
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
; Short subs cannot have a relocation in the immediate
define i16 @sub_global(i16 %x) {
entry:
;CHECK: sub_global:
;CHECK: movi ${{r[0-9]+}}, i16_glob {{.*MOVI_i16}}
;CHECK: sub ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*SUB_r(_short)?}}
%0 = sub i16 %x, ptrtoint (i16* @i16_glob to i16)
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}

test/CodeGen/AAP/load-offset.ll

  • This file was added.
; RUN: llc -asm-show-inst -march=aap < %s | FileCheck %s
; Check the correctness of loads with offsets
@i8_array = external global [12345 x i8]
@i16_array = external global [12345 x i16]
@i8_ptr = external global i8
@i16_ptr = external global i16
; Byte loads with positive immediate offsets
define i8 @ldb_global_zero_imm() {
entry:
;CHECK: ldb_global_zero_imm:
;CHECK: movi $[[REG1:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK: ldb ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 0
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
define i8 @ldb_global_short_imm_1() {
entry:
;CHECK: ldb_global_short_imm_1:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 2] {{.*LDB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 2
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is only just small enough to fit in the LDB_short offset.
define i8 @ldb_global_short_imm_2() {
entry:
;CHECK: ldb_global_short_imm_2:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 3] {{.*LDB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 3
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is just too large for the LDB_short offset
define i8 @ldb_global_short_imm_3() {
entry:
;CHECK: ldb_global_short_imm_3:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 4] {{.*LDB$}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 4
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is too large for the LDB_short offset field, but will still
; fit in the LDB offset.
define i8 @ldb_global_imm_1() {
entry:
;CHECK: ldb_global_imm_1:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 26] {{.*LDB$}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 26
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is large enough to exceed the signed LDB offset field,
; but small enough to fit in the ADDI_i10 unsigned immediate field.
define i8 @ldb_global_imm_2() {
entry:
;CHECK: ldb_global_imm_2:
;CHECK: movi ${{r[0-9]+}}, i8_array {{.*MOVI_i16}}
;CHECK-DAG: addi $[[REG2:r[0-9]+]], ${{r[0-9]+}}, 768 {{.*ADDI_i10}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG2]], 0] {{.*LDB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 768
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is too large for the LDB offset field
define i8 @ldb_global_big_imm() {
entry:
;CHECK: ldb_global_big_imm:
;CHECK-DAG: movi ${{r[0-9]+}}, i8_array {{.*MOVI_i16}}
;CHECK-DAG: movi ${{r[0-9]+}}, 1234 {{.*MOVI_i16}}
;CHECK-NOT: BARRIER
;CHECK-DAG: add $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*ADD_r(_short)?}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 1234
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; Byte load with negative immediate offsets
define i8 @ldb_global_short_neg_imm_1() {
entry:
;CHECK: ldb_global_short_neg_imm_1:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], -2] {{.*LDB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 -2
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is only just small enough to fit in the LDB_short offset.
define i8 @ldb_global_short_neg_imm_2() {
entry:
;CHECK: ldb_global_short_neg_imm_2:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], -4] {{.*LDB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 -4
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is just too large for the LDB_short offset
define i8 @ldb_global_short_neg_imm_3() {
entry:
;CHECK: ldb_global_short_neg_imm_3:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], -5] {{.*LDB$}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 -5
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is too large for the LDB_short offset field, but will still
; fit in the LDB offset.
define i8 @ldb_global_neg_imm_1() {
entry:
;CHECK: ldb_global_neg_imm_1:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], -26] {{.*LDB$}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 -26
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is large enough to exceed the signed LDB offset field,
; but small enough to fit in the SUBI_i10 unsigned immediate field.
define i8 @ldb_global_neg_imm_2() {
entry:
;CHECK: ldb_global_neg_imm_2:
;CHECK: movi ${{r[0-9]+}}, i8_array {{.*MOVI_i16}}
;CHECK-DAG: subi $[[REG2:r[0-9]+]], ${{r[0-9]+}}, 755 {{.*SUBI_i10}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG2]], 0] {{.*LDB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 -755
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is too large for the LDB offset field
define i8 @ldb_global_big_neg_imm() {
entry:
;CHECK: ldb_global_big_neg_imm:
;CHECK-DAG: movi ${{r[0-9]+}}, i8_array {{.*MOVI_i16}}
;CHECK-DAG: movi ${{r[0-9]+}}, 1234 {{.*MOVI_i16}}
;CHECK-NOT: BARRIER
;CHECK-DAG: sub $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*SUB_r(_short)?}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 -1234
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; Byte loads from a register with an immediate offset
define i8 @ldb_reg_imm(i8* %x) {
entry:
;CHECK: ldb_reg_imm:
;CHECK-DAG: ldb ${{r[0-9]+}}, [${{r[0-9]+}}, 15] {{.*LDB(_short)?}}
%0 = ptrtoint i8* %x to i16
%1 = add i16 %0, 15
%2 = inttoptr i16 %1 to i8*
%3 = load i8, i8* %2
ret i8 %3 ;CHECK: jmp {{.*JMP}}
}
define i8 @ldb_reg_big_imm(i8* %x) {
entry:
;CHECK: ldb_reg_big_imm:
;CHECK movi ${{r[0-9]+}}, 12345 {{.*MOVI_i16}}
;CHECK-DAG: add $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*ADD_r(_short)?}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDB(_short)?}}
%0 = ptrtoint i8* %x to i16
%1 = add i16 %0, 12345
%2 = inttoptr i16 %1 to i8*
%3 = load i8, i8* %2
ret i8 %3 ;CHECK: jmp {{.*JMP}}
}
; With a negative offset
define i8 @ldb_reg_neg_imm(i8* %x) {
entry:
;CHECK: ldb_reg_neg_imm:
;CHECK: ldb ${{r[0-9]+}}, [${{r[0-9]+}}, -432] {{.*LDB$}}
%0 = ptrtoint i8* %x to i16
%1 = sub i16 %0, 432
%2 = inttoptr i16 %1 to i8*
%3 = load i8, i8* %2
ret i8 %3 ;CHECK: jmp {{.*JMP}}
}
; Byte loads from a global with a register offset
define i8 @ldb_global_reg(i16 %x) {
entry:
;CHECK: ldb_global_reg:
;CHECK-DAG: movi ${{r[0-9]+}}, i8_array {{.*MOVI_i16}}
;CHECK-DAG: add $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*ADD_r(_short)?}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 %x
%1 = load i8, i8* %0
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
; With a negative register offset
define i8 @ldb_global_neg_reg(i16 %x) {
entry:
;CHECK: ldb_global_neg_reg:
;CHECK: movi ${{r[0-9]+}}, i8_array {{.*MOVI_i16}}
;CHECK-DAG: sub $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*SUB_r(_short)?}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDB(_short)?}}
%0 = sub i16 0, %x
%1 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 %0
%2 = load i8, i8* %1
ret i8 %2 ;CHECK: jmp {{.*JMP}}
}
; Byte loads from a global with a global offset
define i8 @ldb_global_global() {
entry:
;CHECK: ldb_global_global:
;CHECK-DAG: movi ${{r[0-9]+}}, i8_array {{.*MOVI_i16}}
;CHECK-DAG: movi ${{r[0-9]+}}, i8_ptr {{.*MOVI_i16}}
;CHECK-DAG: add $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*ADD_r(_short)?}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDB(_short)?}}
%0 = ptrtoint i8* @i8_ptr to i16
%1 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 %0
%2 = load i8, i8* %1
ret i8 %2 ;CHECK: jmp {{.*JMP}}
}
define i8 @ldb_global_neg_global() {
entry:
;CHECK: ldb_global_neg_global:
;CHECK-DAG: movi ${{r[0-9]+}}, i8_array {{.*MOVI_i16}}
;CHECK-DAG: movi ${{r[0-9]+}}, i8_ptr {{.*MOVI_i16}}
;CHECK-DAG: sub $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*SUB_r(_short)?}}
;CHECK-DAG: ldb ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDB(_short)?}}
%0 = ptrtoint i8* @i8_ptr to i16
%1 = sub i16 0, %0
%2 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 %1
%3 = load i8, i8* %2
ret i8 %3 ;CHECK: jmp {{.*JMP}}
}
; Word loads with positive immediate offsets
define i16 @ldw_global_zero_imm() {
entry:
;CHECK: ldw_global_zero_imm:
;CHECK: movi $[[REG1:r[0-9]+]], i16_array {{.*MOVI_i16}}
;CHECK: ldw ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDW(_short)?}}
%0 = getelementptr [12345 x i16], [12345 x i16]* @i16_array, i16 0, i16 0
%1 = load i16, i16* %0
ret i16 %1 ;CHECK: jmp {{.*JMP}}
}
define i16 @ldw_global_short_imm() {
entry:
;CHECK: ldw_global_short_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i16_array {{.*MOVI_i16}}
;CHECK-DAG: ldw ${{r[0-9]+}}, [$[[REG1]], 2] {{.*LDW(_short)?}}
%0 = getelementptr [12345 x i16], [12345 x i16]* @i16_array, i16 0, i16 1
%1 = load i16, i16* %0
ret i16 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is too large for the LDW_short offset field, but will still
; fit in the LDW offset.
define i16 @ldw_global_imm() {
entry:
;CHECK: ldw_global_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i16_array {{.*MOVI_i16}}
;CHECK-DAG: ldw ${{r[0-9]+}}, [$[[REG1]], 424] {{.*LDW$}}
%0 = getelementptr [12345 x i16], [12345 x i16]* @i16_array, i16 0, i16 212
%1 = load i16, i16* %0
ret i16 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is too large for the LDB offset field
define i16 @ldw_global_big_imm() {
entry:
;CHECK: ldw_global_big_imm:
;CHECK-DAG: movi ${{r[0-9]+}}, i16_array {{.*MOVI_i16}}
;CHECK-DAG: movi ${{r[0-9]+}}, 2468 {{.*MOVI_i16}}
;CHECK-NOT: BARRIER
;CHECK-DAG: add $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*ADD_r(_short)?}}
;CHECK-DAG: ldw ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDW(_short)?}}
%0 = getelementptr [12345 x i16], [12345 x i16]* @i16_array, i16 0, i16 1234
%1 = load i16, i16* %0
ret i16 %1 ;CHECK: jmp {{.*JMP}}
}
; Word load with negative immediate offsets
define i16 @ldw_global_short_neg_imm() {
entry:
;CHECK: ldw_global_short_neg_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], i16_array {{.*MOVI_i16}}
;CHECK-DAG: ldw ${{r[0-9]+}}, [$[[REG1]], -4] {{.*LDW(_short)?}}
%0 = getelementptr [12345 x i16], [12345 x i16]* @i16_array, i16 0, i16 -2
%1 = load i16, i16* %0
ret i16 %1 ;CHECK: jmp {{.*JMP}}
}
; The immediate is large enough to exceed the signed LDW offset field,
; but small enough to fit in the SUBI_i10 unsigned immediate field.
define i16 @ldw_global_neg_imm() {
entry:
;CHECK: ldw_global_neg_imm:
;CHECK: movi ${{r[0-9]+}}, i16_array {{.*MOVI_i16}}
;CHECK-DAG: subi $[[REG2:r[0-9]+]], ${{r[0-9]+}}, 634 {{.*SUBI_i10}}
;CHECK-DAG: ldw ${{r[0-9]+}}, [$[[REG2]], 0] {{.*LDW(_short)?}}
%0 = getelementptr [12345 x i16], [12345 x i16]* @i16_array, i16 0, i16 -317
%1 = load i16, i16* %0
ret i16 %1 ;CHECK: jmp {{.*JMP}}
}
; Word loads from a register with an immediate offset
define i16 @ldw_reg_imm(i16* %x) {
entry:
;CHECK: ldw_reg_imm:
;CHECK-DAG: ldw ${{r[0-9]+}}, [${{r[0-9]+}}, 16] {{.*LDW(_short)?}}
%0 = ptrtoint i16* %x to i16
%1 = add i16 %0, 16
%2 = inttoptr i16 %1 to i16*
%3 = load i16, i16* %2
ret i16 %3 ;CHECK: jmp {{.*JMP}}
}
define i16 @ldw_reg_big_neg_imm(i16* %x) {
entry:
;CHECK: ldw_reg_big_neg_imm:
;CHECK movi ${{r[0-9]+}}, 22222 {{.*MOVI_i16}}
;CHECK-DAG: sub $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*SUB_r(_short)?}}
;CHECK-DAG: ldw ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDW(_short)?}}
%0 = ptrtoint i16* %x to i16
%1 = sub i16 %0, 22222
%2 = inttoptr i16 %1 to i16*
%3 = load i16, i16* %2
ret i16 %3 ;CHECK: jmp {{.*JMP}}
}
; Byte loads from a global with a register offset
define i16 @ldw_global_reg(i16 %x) {
entry:
;CHECK: ldw_global_reg:
;CHECK-DAG: movi ${{r[0-9]+}}, i16_array {{.*MOVI_i16}}
;CHECK-DAG: add $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*ADD_r(_short)?}}
;CHECK-DAG: ldw ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDW(_short)?}}
%0 = getelementptr [12345 x i16], [12345 x i16]* @i16_array, i16 0, i16 %x
%1 = load i16, i16* %0
ret i16 %1 ;CHECK: jmp {{.*JMP}}
}
; Byte loads from a global with a global offset
define i16 @ldw_global_neg_global() {
entry:
;CHECK: ldw_global_neg_global:
;CHECK-DAG: movi ${{r[0-9]+}}, i16_array {{.*MOVI_i16}}
;CHECK-DAG: movi ${{r[0-9]+}}, i16_ptr {{.*MOVI_i16}}
;CHECK-DAG: sub $[[REG1:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]+}} {{.*SUB_r(_short)?}}
;CHECK-DAG: ldw ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDW(_short)?}}
%0 = ptrtoint i16* @i16_ptr to i16
%1 = sub i16 0, %0
%2 = getelementptr [12345 x i16], [12345 x i16]* @i16_array, i16 0, i16 %1
%3 = load i16, i16* %2
ret i16 %3 ;CHECK: jmp {{.*JMP}}
}

test/CodeGen/AAP/load.ll

  • This file was added.
; RUN: llc -asm-show-inst -march=aap < %s | FileCheck %s
; Check the correctness of various simple load operations.
@a = external global i16
@b = external global i16
@c = external global i8
@d = external global i8
define i8 @ldb_global() {
entry:
;CHECK: ldb_global:
;CHECK: movi $[[REG1:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK: ldb ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDB(_short)?}}
%0 = load i8, i8* @c, align 1
ret i8 %0 ;CHECK: jmp {{.*JMP}}
}
define i8 @ldb_imm() {
entry:
;CHECK: ldb_imm:
;CHECK: movi $[[REG1:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK: ldb ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDB(_short)?}}
%0 = inttoptr i16 123 to i8*
%1 = load i8, i8* %0, align 1
ret i8 %1 ;CHECK: jmp {{.*JMP}}
}
define i8 @ldb_reg(i8* %x) {
entry:
;CHECK: ldb_reg:
;CHECK: ldb ${{r[0-9]+}}, [${{r[0-9]+}}, 0] {{.*LDB(_short)?}}
%0 = load i8, i8* %x, align 1
ret i8 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @ldw_global() {
entry:
;CHECK: ldw_global:
;CHECK: movi $[[REG1:r[0-9]+]], a {{.*MOVI_i16}}
;CHECK: ldw ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDW(_short)?}}
%0 = load i16, i16* @a, align 2
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @ldw_imm() {
entry:
;CHECK: ldw_imm:
;CHECK: movi $[[REG1:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK: ldw ${{r[0-9]+}}, [$[[REG1]], 0] {{.*LDW(_short)?}}
%0 = inttoptr i16 123 to i16*
%1 = load i16, i16* %0, align 2
ret i16 %1 ;CHECK: jmp {{.*JMP}}
}
define i16 @ldw_reg(i16* %x) {
entry:
;CHECK: ldw_reg:
;CHECK: ldw ${{r[0-9]+}}, [${{r[0-9]+}}, 0] {{.*LDW(_short)?}}
%0 = load i16, i16* %x, align 2
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}

test/CodeGen/AAP/logical.ll

  • This file was added.
; RUN: llc -asm-show-inst -march=aap < %s | FileCheck %s
; Simple tests of basic word size logical operations
; AND
define i16 @and_imm(i16 %x) {
entry:
;CHECK: and_imm:
;CHECK: andi ${{r[0-9]+}}, ${{r[0-9]+}}, 3 {{.*ANDI_i9}}
%0 = and i16 %x, 3
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @and_big_imm(i16 %x) {
entry:
;CHECK: and_big_imm:
;CHECK: movi ${{r[0-9]+}}, 19283 {{.*MOVI_i16}}
;CHECK: and ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*AND_r(_short)?}}
%0 = and i16 %x, 19283
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
; OR
define i16 @or_imm(i16 %x) {
entry:
;CHECK: or_imm:
;CHECK: ori ${{r[0-9]+}}, ${{r[0-9]+}}, 3 {{.*ORI_i9}}
%0 = or i16 %x, 3
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @or_big_imm(i16 %x) {
entry:
;CHECK: or_big_imm:
;CHECK: movi ${{r[0-9]+}}, 19283 {{.*MOVI_i16}}
;CHECK: or ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*OR_r(_short)?}}
%0 = or i16 %x, 19283
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
; XOR
define i16 @xor_imm(i16 %x) {
entry:
;CHECK: xor_imm:
;CHECK: xori ${{r[0-9]+}}, ${{r[0-9]+}}, 3 {{.*XORI_i9}}
%0 = xor i16 %x, 3
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @xor_big_imm(i16 %x) {
entry:
;CHECK: xor_big_imm:
;CHECK: movi ${{r[0-9]+}}, 19283 {{.*MOVI_i16}}
;CHECK: xor ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*XOR_r(_short)?}}
%0 = xor i16 %x, 19283
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}

test/CodeGen/AAP/shift.ll

  • This file was added.
; RUN: llc -asm-show-inst -march=aap < %s | FileCheck %s
; Simple tests of basic word size shift operations
; ASR
define i16 @asr_small_imm(i16 %x) {
entry:
;CHECK: asr_small_imm:
;CHECK: asri ${{r[0-9]+}}, ${{r[0-9]+}}, 3 {{.*ASRI_i3_short}}
%0 = ashr i16 %x, 3
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @asr_imm(i16 %x) {
entry:
;CHECK: asr_imm:
;CHECK: asri ${{r[0-9]+}}, ${{r[0-9]+}}, 14 {{.*ASRI_i6}}
%0 = ashr i16 %x, 14
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @asr_reg(i16 %x, i16 %y) {
entry:
;CHECK: asr_reg:
;CHECK: asr ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*ASR_r(_short)?}}
%0 = ashr i16 %x, %y
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
; LSL
define i16 @lsl_small_imm(i16 %x) {
entry:
;CHECK: lsl_small_imm:
;CHECK: lsli ${{r[0-9]+}}, ${{r[0-9]+}}, 3 {{.*LSLI_i3_short}}
%0 = shl i16 %x, 3
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @lsl_imm(i16 %x) {
entry:
;CHECK: lsl_imm:
;CHECK: lsli ${{r[0-9]+}}, ${{r[0-9]+}}, 14 {{.*LSLI_i6}}
%0 = shl i16 %x, 14
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @lsl_reg(i16 %x, i16 %y) {
entry:
;CHECK: lsl_reg:
;CHECK: lsl ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*LSL_r(_short)?}}
%0 = shl i16 %x, %y
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
; LSR
define i16 @lsr_small_imm(i16 %x) {
entry:
;CHECK: lsr_small_imm:
;CHECK: lsri ${{r[0-9]+}}, ${{r[0-9]+}}, 3 {{.*LSRI_i3_short}}
%0 = lshr i16 %x, 3
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @lsr_imm(i16 %x) {
entry:
;CHECK: lsr_imm:
;CHECK: lsri ${{r[0-9]+}}, ${{r[0-9]+}}, 14 {{.*LSRI_i6}}
%0 = lshr i16 %x, 14
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}
define i16 @lsr_reg(i16 %x, i16 %y) {
entry:
;CHECK: lsr_reg:
;CHECK: lsr ${{r[0-9]+}}, ${{r[0-9]+}}, ${{r[0-9]+}} {{.*LSR_r(_short)?}}
%0 = lshr i16 %x, %y
ret i16 %0 ;CHECK: jmp {{.*JMP}}
}

test/CodeGen/AAP/store-offset.ll

  • This file was added.
; RUN: llc -asm-show-inst -march=aap < %s | FileCheck %s
; Check the correctness of stores with offsets
@i8_array = external global [12345 x i8]
@i16_array = external global [12345 x i16]
@i8_ptr = external global i8
@i16_ptr = external global i16
; Byte stores with positive immediate offsets
define void @stb_global_zero_imm_offset_imm() {
entry:
;CHECK: stb_global_zero_imm_offset_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: stb [$[[REG2]], 0], $[[REG1]] {{.*STB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 0
store i8 123, i8* %0
ret void ;CHECK jmp {{.*JMP}}
}
define void @stb_global_short_imm_offset_imm() {
entry:
;CHECK: stb_global_short_imm_offset_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: stb [$[[REG2]], 3], $[[REG1]] {{.*STB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 3
store i8 123, i8* %0
ret void ;CHECK jmp {{.*JMP}}
}
define void @stb_global_imm_offset_imm() {
entry:
;CHECK: stb_global_imm_offset_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: stb [$[[REG2]], 4], $[[REG1]] {{.*STB$}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 4
store i8 123, i8* %0
ret void ;CHECK jmp {{.*JMP}}
}
; Byte stores with negative immediate offsets
define void @stb_global_neg_imm_offset_imm() {
entry:
;CHECK: stb_global_neg_imm_offset_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], i8_array {{.*MOVI_i16}}
;CHECK-DAG: stb [$[[REG2]], 511], $[[REG1]] {{.*STB$}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 511
store i8 123, i8* %0
ret void ;CHECK jmp {{.*JMP}}
}
define void @stb_global_big_neg_imm_offset_imm() {
entry:
;CHECK: stb_global_big_neg_imm_offset_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK-DAG: movi ${{r[0-9]+}}, i8_array {{.*MOVI_i16}}
;CHECK-DAG: subi $[[REG2:r[0-9]+]], ${{r[0-9]+}}, 513 {{.*SUBI_i10}}
;CHECK-DAG: stb [$[[REG2]], 0], $[[REG1]] {{.*STB(_short)?}}
%0 = getelementptr [12345 x i8], [12345 x i8]* @i8_array, i16 0, i16 -513
store i8 123, i8* %0
ret void ;CHECK jmp {{.*JMP}}
}
; Word stores to a register with an immediate offset
define void @stw_reg_short_imm_offset_imm(i16* %x) {
entry:
;CHECK: stw_reg_short_imm_offset_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 12345 {{.*MOVI_i16}}
;CHECK-DAG: stw [${{r[0-9]+}}, 2], $[[REG1]] {{.*STW(_short)?}}
%0 = ptrtoint i16* %x to i16
%1 = add i16 %0, 2
%2 = inttoptr i16 %1 to i16*
store i16 12345, i16* %2
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stw_reg_big_neg_imm_offset_imm(i16* %x) {
entry:
;CHECK: stw_reg_big_neg_imm_offset_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 17291 {{.*MOVI_i16}}
;CHECK-DAG: movi ${{r[0-9]+}}, 9280 {{.*MOVI_i16}}
;CHECK-DAG: sub $[[REG2:r[0-9]+]], ${{r[0-9]+}}, ${{r[0-9]}} {{.*SUB_r(_short)?}}
;CHECK-DAG: stw [$[[REG2]], 0], $[[REG1]] {{.*STW(_short)?}}
%0 = ptrtoint i16* %x to i16
%1 = sub i16 %0, 9280
%2 = inttoptr i16 %1 to i16*
store i16 17291, i16* %2
ret void ;CHECK jmp {{.*JMP}}
}

test/CodeGen/AAP/store.ll

  • This file was added.
; RUN: llc -asm-show-inst -march=aap < %s | FileCheck %s
; Check the correctness of various simple store operations.
@a = external global i16
@b = external global i16
@c = external global i8
@d = external global i8
define void @stb_global_global() {
entry:
;CHECK: stb_global_global:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], d {{.*MOVI_i16}}
;CHECK: stb [$[[REG1]], 0], $[[REG2]] {{.*STB(_short)?}}
%0 = ptrtoint i8* @d to i8
store i8 %0, i8* @c, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stb_global_imm() {
entry:
;CHECK: stb_global_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK: stb [$[[REG1]], 0], $[[REG2]] {{.*STB(_short)?}}
store i8 123, i8* @c, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stb_global_reg(i8 %x) {
entry:
;CHECK: stb_global_reg:
;CHECK: movi $[[REG1:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK: stb [$[[REG1]], 0], ${{r[0-9]+}} {{.*STB(_short)?}}
store i8 %x, i8* @c, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stb_imm_global() {
entry:
;CHECK: stb_imm_global:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 345 {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK: stb [$[[REG1]], 0], $[[REG2]] {{.*STB(_short)?}}
%0 = inttoptr i16 345 to i8*
%1 = ptrtoint i8* @c to i8
store i8 %1, i8* %0, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stb_imm_imm() {
entry:
;CHECK: stb_imm_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 456 {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK: stb [$[[REG1]], 0], $[[REG2]] {{.*STB(_short)?}}
%0 = inttoptr i16 456 to i8*
store i8 123, i8* %0, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stb_imm_reg(i8 %x) {
entry:
;CHECK: stb_imm_reg:
;CHECK: movi $[[REG1:r[0-9]+]], 345 {{.*MOVI_i16}}
;CHECK: stb [$[[REG1]], 0], ${{r[0-9]+}} {{.*STB(_short)?}}
%0 = inttoptr i16 345 to i8*
store i8 %x, i8* %0, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stb_reg_global(i8 *%x) {
entry:
;CHECK: stb_reg_global:
;CHECK: movi $[[REG1:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK: stb [${{r[0-9]+}}, 0], $[[REG1]] {{.*STB(_short)?}}
%0 = ptrtoint i8* @c to i8
store i8 %0, i8* %x, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stb_reg_imm(i8* %x) {
entry:
;CHECK: stb_reg_imm:
;CHECK: movi $[[REG1:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK: stb [${{r[0-9]+}}, 0], $[[REG1]] {{.*STB(_short)?}}
store i8 123, i8* %x, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stb_reg_reg(i8* %x, i8 %y) {
entry:
;CHECK: stb_reg_reg:
;CHECK: stb [${{r[0-9]+}}, 0], ${{r[0-9]+}} {{.*STB(_short)?}}
store i8 %y, i8* %x, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stw_global_global() {
entry:
;CHECK: stw_global_global:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], a {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], b {{.*MOVI_i16}}
;CHECK: stw [$[[REG1]], 0], $[[REG2]] {{.*STW(_short)?}}
%0 = ptrtoint i16* @b to i16
store i16 %0, i16* @a, align 2
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stw_global_imm() {
entry:
;CHECK: stw_global_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], a {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK: stw [$[[REG1]], 0], $[[REG2]] {{.*STW(_short)?}}
store i16 123, i16* @a, align 2
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stw_global_reg(i16 %x) {
entry:
;CHECK: stw_global_reg:
;CHECK: movi $[[REG1:r[0-9]+]], a {{.*MOVI_i16}}
;CHECK: stw [$[[REG1]], 0], ${{r[0-9]+}} {{.*STW(_short)?}}
store i16 %x, i16* @a, align 2
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stw_imm_global() {
entry:
;CHECK: stw_imm_global:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 345 {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], a {{.*MOVI_i16}}
;CHECK: stw [$[[REG1]], 0], $[[REG2]] {{.*STW(_short)?}}
%0 = inttoptr i16 345 to i16*
%1 = ptrtoint i16* @a to i16
store i16 %1, i16* %0, align 2
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stw_imm_imm() {
entry:
;CHECK: stw_imm_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 456 {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK: stw [$[[REG1]], 0], $[[REG2]] {{.*STW(_short)?}}
%0 = inttoptr i16 456 to i16*
store i16 123, i16* %0, align 2
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stw_imm_reg(i16 %x) {
entry:
;CHECK: stw_imm_reg:
;CHECK: movi $[[REG1:r[0-9]+]], 345 {{.*MOVI_i16}}
;CHECK: stw [$[[REG1]], 0], ${{r[0-9]+}} {{.*STW(_short)?}}
%0 = inttoptr i16 345 to i16*
store i16 %x, i16* %0, align 2
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stw_reg_global(i16 *%x) {
entry:
;CHECK: stw_reg_global:
;CHECK: movi $[[REG1:r[0-9]+]], a {{.*MOVI_i16}}
;CHECK: stw [${{r[0-9]+}}, 0], $[[REG1]] {{.*STW(_short)?}}
%0 = ptrtoint i16* @a to i16
store i16 %0, i16* %x, align 2
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stw_reg_imm(i16* %x) {
entry:
;CHECK: stw_reg_imm:
;CHECK: movi $[[REG1:r[0-9]+]], 123 {{.*MOVI_i16}}
;CHECK: stw [${{r[0-9]+}}, 0], $[[REG1]] {{.*STW(_short)?}}
store i16 123, i16* %x, align 2
ret void ;CHECK: jmp {{.*JMP}}
}
define void @stw_reg_reg(i16* %x, i16 %y) {
entry:
;CHECK: stw_reg_reg:
;CHECK: stw [${{r[0-9]+}}, 0], ${{r[0-9]+}} {{.*STW(_short)?}}
store i16 %y, i16* %x, align 2
ret void ;CHECK: jmp {{.*JMP}}
}

test/CodeGen/AAP/truncstore.ll

  • This file was added.
; RUN: llc -asm-show-inst -march=aap < %s | FileCheck %s
; Check the correctness of truncstore operations in codegen.
@c = external global i8
@d = external global i8
define void @truncstore_i16_i8_global_global() {
entry:
;CHECK: truncstore_i16_i8_global_global:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], d {{.*MOVI_i16}}
;CHECK: stb [$[[REG2]], 0], $[[REG1]] {{.*STB(_short)?}}
%0 = ptrtoint i8* @c to i16
%1 = trunc i16 %0 to i8
store i8 %1, i8* @d, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @truncstore_i16_i8_global_imm() {
entry:
;CHECK: truncstore_i16_i8_global_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 210 {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK: stb [$[[REG2]], 0], $[[REG1]] {{.*STB(_short)?}}
%0 = trunc i16 1234 to i8
store i8 %0, i8* @c, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @truncstore_i16_i8_global_reg(i16 %x) {
entry:
;CHECK: truncstore_i16_i8_global_reg:
;CHECK: movi $[[REG2:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK: stb [$[[REG2]], 0], ${{r[0-9]+}} {{.*STB(_short)?}}
%0 = trunc i16 %x to i8
store i8 %0, i8* @c, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @truncstore_i16_i8_imm_global() {
entry:
;CHECK: truncstore_i16_i8_imm_global:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], 1234 {{.*MOVI_i16}}
;CHECK: stb [$[[REG2]], 0], $[[REG1]] {{.*STB(_short)?}}
%0 = ptrtoint i8* @c to i16
%1 = trunc i16 %0 to i8
%2 = inttoptr i16 1234 to i8*
store i8 %1, i8* %2, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @truncstore_i16_i8_imm_imm() {
entry:
;CHECK: truncstore_i16_i8_imm_imm:
;CHECK-DAG: movi $[[REG1:r[0-9]+]], 215 {{.*MOVI_i16}}
;CHECK-DAG: movi $[[REG2:r[0-9]+]], 1234 {{.*MOVI_i16}}
;CHECK: stb [$[[REG2]], 0], $[[REG1]] {{.*STB(_short)?}}
%0 = trunc i16 4567 to i8
%1 = inttoptr i16 1234 to i8*
store i8 %0, i8* %1, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @truncstore_i16_i8_imm_reg(i16 %x) {
entry:
;CHECK: truncstore_i16_i8_imm_reg:
;CHECK: movi $[[REG1:r[0-9]+]], 1234 {{.*MOVI_i16}}
;CHECK: stb [$[[REG1]], 0], ${{r[0-9]+}} {{.*STB(_short)?}}
%0 = trunc i16 %x to i8
%1 = inttoptr i16 1234 to i8*
store i8 %0, i8* %1, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @truncstore_i16_i8_reg_global(i8* %x) {
entry:
;CHECK: truncstore_i16_i8_reg_global:
;CHECK: movi $[[REG1:r[0-9]+]], c {{.*MOVI_i16}}
;CHECK: stb [${{r[0-9]+}}, 0], $[[REG1]] {{.*STB(_short)?}}
%0 = ptrtoint i8* @c to i16
%1 = trunc i16 %0 to i8
store i8 %1, i8* %x, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @truncstore_i16_i8_reg_imm(i8* %x) {
entry:
;CHECK: truncstore_i16_i8_reg_imm:
;CHECK: movi $[[REG1:r[0-9]+]], 215 {{.*MOVI_i16}}
;CHECK: stb [${{r[0-9]+}}, 0], $[[REG1]] {{.*STB(_short)?}}
%0 = trunc i16 4567 to i8
store i8 %0, i8* %x, align 1
ret void ;CHECK: jmp {{.*JMP}}
}
define void @truncstore_i16_i8_reg_reg(i8* %x, i16 %y) {
entry:
;CHECK: truncstore_i16_i8_reg_reg:
;CHECK: stb [${{r[0-9]+}}, 0], ${{r[0-9]+}} {{.*STB(_short)?}}
%0 = trunc i16 %y to i8
store i8 %0, i8* %x, align 1
ret void ;CHECK: jmp {{.*JMP}}
}

test/MC/AAP/alu.s

  • This file was added.
; RUN: llvm-mc -triple=aap -show-inst %s | FileCheck %s
; Basic tests to check that we always pick the correct (and shortest)
; alu operations.
; ALU operations with registers
add $r0, $r0, $r0 ;CHECK: {{ADD_r_short}}
t.p.northoverUnsubmitted
Not Done
ReplyInline Actions

We normally try to check that the roundtrip has succeeded in this kind of MC test, as well as the actual bitwise encoding produced (via -show-encoding). Surprisingly many things can go wrong there (swapping registers around, decoding random bits of an instruction as an operand, ...).

Checking the actual instruction name too isn't absolutely awful, but does feel like a bit of an implementation detail.

t.p.northover: We normally try to check that the roundtrip has succeeded in this kind of MC test, as well as…
add $r1, $r2, $r7 ;CHECK: {{ADD_r_short}}
add $r7, $r7, $r7 ;CHECK: {{ADD_r_short}}
add $r8, $r0, $r5 ;CHECK: {{ADD_r$}}
add $r8, $r8, $r12 ;CHECK: {{ADD_r$}}
add $r2, $r54, $r8 ;CHECK: {{ADD_r$}}
add $r1, $r32, $r12 ;CHECK: {{ADD_r$}}
xor $r0, $r0, $r0 ;CHECK: {{XOR_r_short}}
and $r1, $r2, $r7 ;CHECK: {{AND_r_short}}
or $r7, $r7, $r1 ;CHECK: {{OR_r_short}}
sub $r9, $r1, $r5 ;CHECK: {{SUB_r$}}
addc $r9, $r9, $r12 ;CHECK: {{ADDC_r$}}
subc $r4, $r55, $r8 ;CHECK: {{SUBC_r$}}
asr $r4, $r33, $r12 ;CHECK: {{ASR_r$}}
lsr $r15, $r3, $r8 ;CHECK: {{LSR_r$}}
lsl $r11, $r10, $r12 ;CHECK: {{LSL_r$}}
; Add/Sub with immediates
addi $r6, $r4, 0 ;CHECK: {{ADDI_i3_short}}
addi $r7, $r2, 1 ;CHECK: {{ADDI_i3_short}}
subi $r0, $r5, 3 ;CHECK: {{SUBI_i3_short}}
subi $r8, $r8, 7 ;CHECK: {{SUBI_i10}}
addi $r7, $r7, 1023 ;CHECK: {{ADDI_i10}}
; Add/Sub with expressions
addi $r0, $r0, (0 + 0) ;CHECK: {{ADDI_i3_short}}
subi $r7, $r7, (1024 - 1023) ;CHECK: {{SUBI_i3_short}}
addi $r1, $r5, (8 - 1) ;CHECK: {{ADDI_i3_short}}
subi $r3, $r0, (7 + 1) ;CHECK: {{SUBI_i10}}
; Add/Sub with relocs
addi $r5, $r2, a ;CHECK: {{ADDI_i10}}
subi $r7, $r0, b ;CHECK: {{SUBI_i10}}
; Logical operation with immediates
andi $r0, $r2, 7 ;CHECK: {{ANDI_i9}}
ori $r1, $r5, 0 ;CHECK: {{ORI_i9}}
xori $r6, $r7, 6 ;CHECK: {{XORI_i9}}
andi $r8, $r0, 123 ;CHECK: {{ANDI_i9}}
ori $r5, $r8, 12 ;CHECK: {{ORI_i9}}
xori $r15, $r54, 15 ;CHECK: {{XORI_i9}}
andi $r9, $r14, 511 ;CHECK: {{ANDI_i9}}
; Logical operations with expressions
andi $r0, $r1, (5 - 3) ;CHECK: {{ANDI_i9}}
xori $r15, $r12, (0 - 0) ;CHECK: {{XORI_i9}}
ori $r43, $r19, (15 + 48) ;CHECK: {{ORI_i9}}
; Logical operations with relocations
andi $r5, $r1, a ;CHECK: {{ANDI_i9}}
xori $r11, $r5, a+b ;CHECK: {{XORI_i9}}
ori $r0, $r0, c-a ;CHECK: {{ORI_i9}}
; Shift operations with immediates
lsli $r0, $r0, 1 ;CHECK: {{LSLI_i3_short}}
lsri $r4, $r0, 2 ;CHECK: {{LSRI_i3_short}}
asri $r7, $r1, 8 ;CHECK: {{ASRI_i3_short}}
asri $r7, $r3, 5 ;CHECK: {{ASRI_i3_short}}
lsli $r0, $r8, 1 ;CHECK: {{LSLI_i6$}}
lsli $r8, $r5, 3 ;CHECK: {{LSLI_i6$}}
lsri $r31, $r15, 4 ;CHECK: {{LSRI_i6$}}
asri $r7, $r35, 1 ;CHECK: {{ASRI_i6$}}
lsli $r2, $r4, 9 ;CHECK: {{LSLI_i6$}}
lsri $r8, $r0, 12 ;CHECK: {{LSRI_i6$}}
asri $r7, $r1, 34 ;CHECK: {{ASRI_i6$}}
asri $r7, $r3, 63 ;CHECK: {{ASRI_i6$}}
; Shift operations with expressions
lsri $r4, $r2, (3 + 2) ;CHECK: {{LSRI_i3_short}}
asri $r1, $r1, (1 + 0) ;CHECK: {{ASRI_i3_short}}
lsli $r2, $r7, (128 - 65) ;CHECK: {{LSLI_i6$}}
lsri $r8, $r0, (1 + 2) ;CHECK: {{LSRI_i6$}}
; Shift operations with relocations
lsli $r0, $r5, a ;CHECK: {{LSLI_i6$}}
lsri $r0, $r5, b ;CHECK: {{LSRI_i6$}}
asri $r0, $r5, c ;CHECK: {{ASRI_i6$}}

test/MC/AAP/branch.s

  • This file was added.
; RUN: llvm-mc -triple=aap -show-inst %s | FileCheck %s
; Basic tests to check that we always pick the correct (and shorest)
; branch instructions
; Short branch instructions are never assembled
beq 511, $r0, $r1 ;CHECK: {{BEQ_$}}
bne -512, $r7, $r0 ;CHECK: {{BNE_$}}
blts 15, $r13, $r61 ;CHECK: {{BLTS_$}}
bgts 32, $r9, $r8 ;CHECK: {{BGTS_$}}
bltu 186, $r11, $r12 ;CHECK: {{BLTU_$}}
bgtu -1, $r17, $r19 ;CHECK: {{BGTU_$}}
bra 123 ;CHECK: {{BRA$}}
bra -6810 ;CHECK: {{BRA$}}
bra -131072 ;CHECK: {{BRA$}}
bra 131071 ;CHECK: {{BRA$}}
bal 481, $r14 ;CHECK: {{BAL$}}
bal -1892, $r58 ;CHECK: {{BAL$}}
bal 32767, $r0 ;CHECK: {{BAL$}}
bal -32768, $r15 ;CHECK: {{BAL$}}

test/MC/AAP/load.s

  • This file was added.
; RUN: llvm-mc -triple=aap -show-inst %s | FileCheck %s
; Basic tests to check that we always pick the correct (and shortest)
; load instructions.
; Byte loads with immediates
ldb $r7, [$r1, 0] ;CHECK: {{LDB_short}}
ldb $r0, [$r0, 2] ;CHECK: {{LDB_short}}
ldb $r7, [$r7, 3] ;CHECK: {{LDB_short}}
ldb $r4, [$r1, -1] ;CHECK: {{LDB_short}}
ldb $r6, [$r0, -4] ;CHECK: {{LDB_short}}
ldb $r5, [$r8, 0] ;CHECK: {{LDB$}}
ldb $r16, [$r1, 2] ;CHECK: {{LDB$}}
ldb $r1, [$r2, 4] ;CHECK: {{LDB$}}
ldb $r6, [$r3, -5] ;CHECK: {{LDB$}}
ldb $r43, [$r56, 12] ;CHECK: {{LDB$}}
ldb $r11, [$r11, 511] ;CHECK: {{LDB$}}
ldb $r53, [$r63, -512] ;CHECK: {{LDB$}}
; Byte loads with expressions
ldb $r0, [$r4, (5 - 3)] ;CHECK: {{LDB_short}}
ldb $r5, [$r7, (81726 - 81727)] ;CHECK: {{LDB_short}}
ldb $r2, [$r6, (-5 + 1)] ;CHECK: {{LDB_short}}
ldb $r15, [$r34, (0 + 0)] ;CHECK: {{LDB$}}
ldb $r45, [$r0, (5 - 2)] ;CHECK: {{LDB$}}
ldb $r0, [$r61, (11 - 9)] ;CHECK: {{LDB$}}
ldb $r5, [$r1, (256 + 255)] ;CHECK: {{LDB$}}
ldb $r43, [$r17, (-256 - 256)] ;CHECK: {{LDB$}}
; Byte loads with relocations
ldb $r0, [$r5, a] ;CHECK: {{LDB$}}
ldb $r1, [$r3, b] ;CHECK: {{LDB$}}
ldb $r17, [$r39, b] ;CHECK: {{LDB$}}
ldb $r15, [$r11, (a - b)] ;CHECK: {{LDB$}}
; Postinc/Predec bytes loads with immediate
ldb $r5, [$r4+, 0] ;CHECK: {{LDB_postinc_short}}
ldb $r0, [$r2+, 2] ;CHECK: {{LDB_postinc_short}}
ldb $r1, [-$r6, 2] ;CHECK: {{LDB_predec_short}}
ldb $r7, [-$r2, -2] ;CHECK: {{LDB_predec_short}}
ldb $r1, [-$r7, -4] ;CHECK: {{LDB_predec_short}}
ldb $r5, [$r8+, 3] ;CHECK: {{LDB_postinc$}}
ldb $r11, [$r1+, 1] ;CHECK: {{LDB_postinc$}}
ldb $r3, [-$r5, 5] ;CHECK: {{LDB_predec$}}
ldb $r2, [-$r3, -5] ;CHECK: {{LDB_predec$}}
ldb $r41, [$r56+, 12] ;CHECK: {{LDB_postinc$}}
ldb $r34, [$r11+, 511] ;CHECK: {{LDB_postinc$}}
ldb $r60, [$r63+, -512] ;CHECK: {{LDB_postinc$}}
; Postinc/Predec byte loads with expressions
ldb $r1, [$r7+, (5 - 3)] ;CHECK: {{LDB_postinc_short}}
ldb $r5, [-$r1, (81726 - 81727)] ;CHECK: {{LDB_predec_short}}
ldb $r7, [-$r6, (-5 + 1)] ;CHECK: {{LDB_predec_short}}
ldb $r29, [$r34+, (0 + 0)] ;CHECK: {{LDB_postinc$}}
ldb $r40, [-$r1, (5 - 2)] ;CHECK: {{LDB_predec$}}
ldb $r0, [$r61+, (11 - 9)] ;CHECK: {{LDB_postinc$}}
ldb $r5, [$r1+, (256 + 255)] ;CHECK: {{LDB_postinc$}}
ldb $r43, [$r17+, (-256 - 256)] ;CHECK: {{LDB_postinc$}}
; Postinc/Predec byte loads with relocations
ldb $r0, [$r5+, a] ;CHECK: {{LDB_postinc$}}
ldb $r1, [-$r3, b] ;CHECK: {{LDB_predec$}}
ldb $r17, [$r39+, b] ;CHECK: {{LDB_postinc$}}
ldb $r15, [-$r11, (a - b)] ;CHECK: {{LDB_predec$}}
; Word loads with immediates
ldw $r7, [$r1, 0] ;CHECK: {{LDW_short}}
ldw $r4, [$r1, -1] ;CHECK: {{LDW_short}}
ldw $r6, [$r0, -4] ;CHECK: {{LDW_short}}
ldw $r5, [$r8, 0] ;CHECK: {{LDW$}}
ldw $r6, [$r3, -5] ;CHECK: {{LDW$}}
ldw $r53, [$r63, -512] ;CHECK: {{LDW$}}
; Word loads with expressions
ldw $r0, [$r4, (5 - 3)] ;CHECK: {{LDW_short}}
ldw $r5, [$r7, (81726 - 81727)] ;CHECK: {{LDW_short}}
ldw $r15, [$r34, (0 + 0)] ;CHECK: {{LDW$}}
ldw $r43, [$r17, (-256 - 256)] ;CHECK: {{LDW$}}
; Word loads with relocations
ldw $r17, [$r39, b] ;CHECK: {{LDW$}}
ldw $r15, [$r11, (a - b)] ;CHECK: {{LDW$}}
; Postinc/Predec word loads with immediates
ldw $r0, [$r2+, 2] ;CHECK: {{LDW_postinc_short}}
ldw $r7, [-$r2, -2] ;CHECK: {{LDW_predec_short}}
ldw $r1, [-$r7, -4] ;CHECK: {{LDW_predec_short}}
ldw $r11, [$r1+, 1] ;CHECK: {{LDW_postinc$}}
ldw $r2, [-$r3, -5] ;CHECK: {{LDW_predec$}}
ldw $r60, [$r63+, -512] ;CHECK: {{LDW_postinc$}}
; Postinc/Predec word loads with expressions
ldw $r1, [$r7+, (5 - 3)] ;CHECK: {{LDW_postinc_short}}
ldw $r7, [-$r6, (-5 + 1)] ;CHECK: {{LDW_predec_short}}
ldw $r29, [$r34+, (0 + 0)] ;CHECK: {{LDW_postinc$}}
ldw $r40, [-$r1, (5 - 2)] ;CHECK: {{LDW_predec$}}
ldw $r43, [$r17+, (-256 - 256)] ;CHECK: {{LDW_postinc$}}
; Postinc/Predec word loads with relocations
ldw $r17, [$r39+, b] ;CHECK: {{LDW_postinc$}}
ldw $r15, [-$r11, (a - b)] ;CHECK: {{LDW_predec$}}

test/MC/AAP/move.s

  • This file was added.
; RUN: llvm-mc -triple=aap -show-inst %s | FileCheck %s
; Basic tests to check that we always pick the correct (and shortest)
; move instructions.
; Moves with registers
mov $r0, $r0 ;CHECK: {{MOV_r_short}}
mov $r7, $r7 ;CHECK: {{MOV_r_short}}
mov $r8, $r8 ;CHECK: {{MOV_r$}}
mov $r15, $r1 ;CHECK: {{MOV_r$}}
mov $r3, $r11 ;CHECK: {{MOV_r$}}
; Moves with immediates
movi $r0, 0 ;CHECK: {{MOVI_i6_short}}
movi $r5, -0 ;CHECK: {{MOVI_i6_short}}
movi $r7, +0 ;CHECK: {{MOVI_i6_short}}
movi $r2, 13 ;CHECK: {{MOVI_i6_short}}
movi $r3, 63 ;CHECK: {{MOVI_i6_short}}
movi $r3, 0x12 ;CHECK: {{MOVI_i6_short}}
movi $r4, 64 ;CHECK: {{MOVI_i16$}}
movi $r10, 0 ;CHECK: {{MOVI_i16$}}
movi $r8, 123 ;CHECK: {{MOVI_i16$}}
movi $r9, 65535 ;CHECK: {{MOVI_i16$}}
movi $r1, -1 ;CHECK: {{MOVI_i16$}}
movi $r9, -32768 ;CHECK: {{MOVI_i16$}}
movi $r16, 0xdead ;CHECK: {{MOVI_i16$}}
movi $r63, -0x1 ;CHECK: {{MOVI_i16$}}
movi $r63, -0x7fff ;CHECK: {{MOVI_i16$}}
; Moves with expressions
movi $r2, (5 + 5) ;CHECK: {{MOVI_i6_short}}
movi $r4, (65 - 10) ;CHECK: {{MOVI_i6_short}}
movi $r12, (0xdead - 0xbeef) ;CHECK: {{MOVI_i16$}}
; Moves with relocations. These should always assemble to long instructions
movi $r0, a ;CHECK: {{MOVI_i16$}}
movi $r8, b ;CHECK: {{MOVI_i16$}}
movi $r16, (a + b) ;CHECK: {{MOVI_i16$}}

test/MC/AAP/noop.s

  • This file was added.
; RUN: llvm-mc -triple=aap -show-inst %s | FileCheck %s
; Basic tests to check that we always pick the correct (and shortest)
; noop instruction.
nop $r0, 5 ;CHECK: {{NOP_short}}
nop $r7, 63 ;CHECK: {{NOP_short}}
nop $r8, 53 ;CHECK: {{NOP$}}
nop $r4, 64 ;CHECK: {{NOP$}}
nop $r63, a ;CHECK: {{NOP$}}

test/MC/AAP/store.s

  • This file was added.
; RUN: llvm-mc -triple=aap -show-inst %s | FileCheck %s
; Basic tests to check that we always pick the correct (and shortest)
; store instructions.
; Byte stores with immediates
stb [$r0, 0], $r0 ;CHECK: {{STB_short}}
stb [$r1, 2], $r1 ;CHECK: {{STB_short}}
stb [$r7, 3], $r3 ;CHECK: {{STB_short}}
stb [$r1, -1], $r7 ;CHECK: {{STB_short}}
stb [$r5, -4], $r5 ;CHECK: {{STB_short}}
stb [$r8, 0], $r0 ;CHECK: {{STB$}}
stb [$r1, 4], $r0 ;CHECK: {{STB$}}
stb [$r7, 3], $r8 ;CHECK: {{STB$}}
stb [$r15, -1], $r7 ;CHECK: {{STB$}}
stb [$r6, -5], $r2 ;CHECK: {{STB$}}
stb [$r63, 2], $r7 ;CHECK: {{STB$}}
stb [$r5, 1], $r26 ;CHECK: {{STB$}}
stb [$r63, 511], $r19 ;CHECK: {{STB$}}
stb [$r52, -512], $r14 ;CHECK: {{STB$}}
; Byte stores with expressions
stb [$r1, (-(3 - 2))], $r2 ;CHECK: {{STB_short}}
stb [$r4, (1234 - 1233)], $r7 ;CHECK: {{STB_short}}
stb [$r6, (-2 + 1)], $r2 ;CHECK: {{STB_short}}
stb [$r1, (1024 - 513)], $r0 ;CHECK: {{STB$}}
stb [$r40, (-256 + 123)], $r16 ;CHECK: {{STB$}}
stb [$r18, (0xdead - 0xdeaf)], $r8 ;CHECK: {{STB$}}
; Byte stores with relocations
stb [$r0, a], $r1 ;CHECK: {{STB$}}
stb [$r7, b], $r2 ;CHECK: {{STB$}}
stb [$r1, (c - a)], $r50 ;CHECK: {{STB$}}
; Postinc/Predec byte stores with immediates
stb [$r5+, 1], $r0 ;CHECK: {{STB_postinc_short}}
stb [$r6+, 3], $r2 ;CHECK: {{STB_postinc_short}}
stb [-$r7, 2], $r7 ;CHECK: {{STB_predec_short}}
stb [-$r1, -1], $r7 ;CHECK: {{STB_predec_short}}
stb [$r2+, -4], $r2 ;CHECK: {{STB_postinc_short}}
stb [$r9+, 1], $r8 ;CHECK: {{STB_postinc$}}
stb [$r1+, 4], $r0 ;CHECK: {{STB_postinc$}}
stb [-$r7, -5], $r8 ;CHECK: {{STB_predec$}}
stb [-$r12, -1], $r7 ;CHECK: {{STB_predec$}}
stb [-$r61, -5], $r2 ;CHECK: {{STB_predec$}}
stb [$r25+, 2], $r7 ;CHECK: {{STB_postinc$}}
stb [$r1+, 1], $r29 ;CHECK: {{STB_postinc$}}
stb [-$r27, 511], $r19 ;CHECK: {{STB_predec$}}
stb [$r52+, -512], $r44 ;CHECK: {{STB_postinc$}}
; Postinc/Predec byte stores with expressions
stb [$r0+, (-(-5 + 4))], $r0 ;CHECK: {{STB_postinc_short}}
stb [-$r2, (91 - 95)], $r2 ;CHECK: {{STB_predec_short}}
stb [$r6+, (2 - 1)], $r2 ;CHECK: {{STB_postinc_short}}
stb [-$r1, (1024 - 513)], $r8 ;CHECK: {{STB_predec$}}
stb [$r40+, (-256 + 256)], $r16 ;CHECK: {{STB_postinc$}}
stb [-$r18, (0xdead - 0xdead)], $r8 ;CHECK: {{STB_predec$}}
; Postinc/Predec byte stores with relocations
stb [$r7+, a], $r6 ;CHECK: {{STB_postinc$}}
stb [-$r0, b], $r3 ;CHECK: {{STB_predec$}}
stb [$r1+, (b + a)], $r8 ;CHECK: {{STB_postinc$}}
; Word stores with immediates
stb [$r1, 2], $r1 ;CHECK: {{STB_short}}
stb [$r7, 3], $r3 ;CHECK: {{STB_short}}
stb [$r8, 0], $r0 ;CHECK: {{STB$}}
stb [$r6, -5], $r2 ;CHECK: {{STB$}}
stb [$r5, 1], $r26 ;CHECK: {{STB$}}
; Word stores with expressions
stb [$r4, (1234 - 1233)], $r7 ;CHECK: {{STB_short}}
stb [$r6, (-2 + 1)], $r2 ;CHECK: {{STB_short}}
stb [$r1, (1024 - 513)], $r0 ;CHECK: {{STB$}}
stb [$r18, (0xdead - 0xdeaf)], $r8 ;CHECK: {{STB$}}
; Word stores with relocations
stb [$r7, b], $r2 ;CHECK: {{STB$}}
stb [$r1, (c - a)], $r50 ;CHECK: {{STB$}}
; Postinc/Predec word stores with immediates
stb [-$r7, 2], $r7 ;CHECK: {{STB_predec_short}}
stb [$r2+, -4], $r2 ;CHECK: {{STB_postinc_short}}
stb [$r9+, 1], $r8 ;CHECK: {{STB_postinc$}}
stb [-$r7, -5], $r8 ;CHECK: {{STB_predec$}}
stb [-$r61, -5], $r2 ;CHECK: {{STB_predec$}}
stb [$r25+, 2], $r7 ;CHECK: {{STB_postinc$}}
; Postinc/Predec word stores with expressions
stb [-$r2, (91 - 95)], $r3 ;CHECK: {{STB_predec_short}}
stb [$r6+, (2 - 1)], $r0 ;CHECK: {{STB_postinc_short}}
stb [$r4+, (-256 + 256)], $r53 ;CHECK: {{STB_postinc$}}
stb [-$r8, (0xdead - 0xdead)], $r8 ;CHECK: {{STB_predec$}}
; Postinc/Predec word stores with relocations
stb [-$r7, b], $r3 ;CHECK: {{STB_predec$}}
stb [$r3+, (a + b + c + d)], $r8 ;CHECK: {{STB_postinc$}}