This is an archive of the discontinued LLVM Phabricator instance.

Differential D118332

[VE] Packed v512i32 isel and tests
ClosedPublic

Authored by simoll on Jan 27 2022, 1:07 AM.

Details

Reviewers
kaz7
Commits
rG73ac3b137101: [VE] Packed v512i32 isel and tests

Diff Detail

Event Timeline

simoll created this revision.Jan 27 2022, 1:07 AM
Herald added a subscriber: hiraditya. · View Herald TranscriptJan 27 2022, 1:07 AM
simoll requested review of this revision.Jan 27 2022, 1:07 AM
Herald added a project: Restricted Project. · View Herald TranscriptJan 27 2022, 1:07 AM
Herald added a subscriber: llvm-commits. · View Herald Transcript
simoll added a parent revision: D118321: [VE] LEGALAVL and staged VVP legalization.Jan 27 2022, 1:08 AM
Harbormaster completed remote builds in B145949: Diff 403542.Jan 27 2022, 9:13 AM
kaz7 added a comment.Jan 31 2022, 4:52 PM

Is it possible to add "vr" and "rv" test cases similar to D118335?

simoll updated this revision to Diff 405221.Feb 2 2022, 4:51 AM

Add rv and vr operand tests

Harbormaster completed remote builds in B147101: Diff 405221.Feb 2 2022, 5:54 AM
kaz7 accepted this revision.Feb 2 2022, 7:36 PM

Thanks. LGTM.

This revision is now accepted and ready to land.Feb 2 2022, 7:36 PM
This revision was landed with ongoing or failed builds.Feb 3 2022, 2:03 AM
Closed by commit rG73ac3b137101: [VE] Packed v512i32 isel and tests (authored by simoll). · Explain Why
This revision was automatically updated to reflect the committed changes.
simoll added a commit: rG73ac3b137101: [VE] Packed v512i32 isel and tests.

Revision Contents

PathSize
llvm/
lib/
Target/
VE/
19 lines
test/
CodeGen/
VE/
Packed/
17 lines
17 lines
17 lines
17 lines
17 lines
17 lines
17 lines
17 lines

Diff 403542

llvm/lib/Target/VE/VVPInstrPatternsVec.td

Show First 20 Lines • Show All 231 Lines • ▼ Show 20 Linesdefm : Binary_rv_vv_ShortLong<c_vvp_fmul,
f32, v256f32, "PVFMULUP">; f32, v256f32, "PVFMULUP">;
defm : Binary_rv_vv_ShortLong<vvp_fsub, defm : Binary_rv_vv_ShortLong<vvp_fsub,
f64, v256f64, "VFSUBD", f64, v256f64, "VFSUBD",
f32, v256f32, "PVFSUBUP">; f32, v256f32, "PVFSUBUP">;
defm : Binary_rv_vr_vv_ShortLong<vvp_fdiv, defm : Binary_rv_vr_vv_ShortLong<vvp_fdiv,
f64, v256f64, "VFDIVD", f64, v256f64, "VFDIVD",
f32, v256f32, "VFDIVS">; f32, v256f32, "VFDIVS">;
defm : Binary_rv_vv<c_vvp_and,
i64, v512i32, v512i1, "PVAND">;
defm : Binary_rv_vv<c_vvp_or,
i64, v512i32, v512i1, "PVOR">;
defm : Binary_rv_vv<c_vvp_xor,
i64, v512i32, v512i1, "PVXOR">;
defm : Binary_rv_vv<c_vvp_add,
i64, v512i32, v512i1, "PVADDU">;
defm : Binary_rv_vv<vvp_sub,
i64, v512i32, v512i1, "PVSUBU">;
defm : Binary_vr_vv<vvp_srl,
i64, v512i32, v512i1, "PVSRL">;
defm : Binary_vr_vv<vvp_sra,
i64, v512i32, v512i1, "PVSRA">;
defm : Binary_vr_vv<vvp_shl,
i64, v512i32, v512i1, "PVSLL">;
multiclass Merge_mvv< multiclass Merge_mvv<
SDPatternOperator OpNode, SDPatternOperator OpNode,
ValueType DataVT, ValueType MaskVT, ValueType DataVT, ValueType MaskVT,
string OpBaseName> { string OpBaseName> {
// Masked. // Masked.
def : Pat<(OpNode def : Pat<(OpNode
DataVT:$vtrue, DataVT:$vfalse, DataVT:$vtrue, DataVT:$vfalse,
MaskVT:$vm, MaskVT:$vm,
Show All 23 Lines

llvm/test/CodeGen/VE/Packed/vp_add.ll

  • This file was added.
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -march=ve -mattr=+vpu | FileCheck %s
declare <512 x i32> @llvm.vp.add.v512i32(<512 x i32>, <512 x i32>, <512 x i1>, i32)
define fastcc <512 x i32> @test_vp_add_v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_add_v512i32:
; CHECK: # %bb.0:
; CHECK-NEXT: adds.w.sx %s0, 1, %s0
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: srl %s0, %s0, 1
; CHECK-NEXT: lvl %s0
; CHECK-NEXT: pvaddu %v0, %v0, %v1, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%r0 = call <512 x i32> @llvm.vp.add.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}

llvm/test/CodeGen/VE/Packed/vp_and.ll

  • This file was added.
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -march=ve -mattr=+vpu | FileCheck %s
declare <512 x i32> @llvm.vp.and.v512i32(<512 x i32>, <512 x i32>, <512 x i1>, i32)
define fastcc <512 x i32> @test_vp_and_v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_and_v512i32:
; CHECK: # %bb.0:
; CHECK-NEXT: adds.w.sx %s0, 1, %s0
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: srl %s0, %s0, 1
; CHECK-NEXT: lvl %s0
; CHECK-NEXT: pvand %v0, %v0, %v1, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%r0 = call <512 x i32> @llvm.vp.and.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}

llvm/test/CodeGen/VE/Packed/vp_or.ll

  • This file was added.
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -march=ve -mattr=+vpu | FileCheck %s
declare <512 x i32> @llvm.vp.or.v512i32(<512 x i32>, <512 x i32>, <512 x i1>, i32)
define fastcc <512 x i32> @test_vp_v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_v512i32:
; CHECK: # %bb.0:
; CHECK-NEXT: adds.w.sx %s0, 1, %s0
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: srl %s0, %s0, 1
; CHECK-NEXT: lvl %s0
; CHECK-NEXT: pvor %v0, %v0, %v1, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%r0 = call <512 x i32> @llvm.vp.or.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}

llvm/test/CodeGen/VE/Packed/vp_shl.ll

  • This file was added.
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -march=ve -mattr=+vpu | FileCheck %s
declare <512 x i32> @llvm.vp.shl.v512i32(<512 x i32>, <512 x i32>, <512 x i1>, i32)
define fastcc <512 x i32> @test_vp_v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_v512i32:
; CHECK: # %bb.0:
; CHECK-NEXT: adds.w.sx %s0, 1, %s0
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: srl %s0, %s0, 1
; CHECK-NEXT: lvl %s0
; CHECK-NEXT: pvsll %v0, %v0, %v1, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%r0 = call <512 x i32> @llvm.vp.shl.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}

llvm/test/CodeGen/VE/Packed/vp_sra.ll

  • This file was added.
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -march=ve -mattr=+vpu | FileCheck %s
declare <512 x i32> @llvm.vp.ashr.v512i32(<512 x i32>, <512 x i32>, <512 x i1>, i32)
define fastcc <512 x i32> @test_vp_ashr_v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_ashr_v512i32:
; CHECK: # %bb.0:
; CHECK-NEXT: adds.w.sx %s0, 1, %s0
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: srl %s0, %s0, 1
; CHECK-NEXT: lvl %s0
; CHECK-NEXT: pvsra %v0, %v0, %v1, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%r0 = call <512 x i32> @llvm.vp.ashr.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}

llvm/test/CodeGen/VE/Packed/vp_srl.ll

  • This file was added.
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -march=ve -mattr=+vpu | FileCheck %s
declare <512 x i32> @llvm.vp.lshr.v512i32(<512 x i32>, <512 x i32>, <512 x i1>, i32)
define fastcc <512 x i32> @test_vp_lshr_v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_lshr_v512i32:
; CHECK: # %bb.0:
; CHECK-NEXT: adds.w.sx %s0, 1, %s0
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: srl %s0, %s0, 1
; CHECK-NEXT: lvl %s0
; CHECK-NEXT: pvsrl %v0, %v0, %v1, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%r0 = call <512 x i32> @llvm.vp.lshr.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}

llvm/test/CodeGen/VE/Packed/vp_sub.ll

  • This file was added.
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -march=ve -mattr=+vpu | FileCheck %s
declare <512 x i32> @llvm.vp.sub.v512i32(<512 x i32>, <512 x i32>, <512 x i1>, i32)
define fastcc <512 x i32> @test_vp_v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_v512i32:
; CHECK: # %bb.0:
; CHECK-NEXT: adds.w.sx %s0, 1, %s0
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: srl %s0, %s0, 1
; CHECK-NEXT: lvl %s0
; CHECK-NEXT: pvsubu %v0, %v0, %v1, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%r0 = call <512 x i32> @llvm.vp.sub.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}

llvm/test/CodeGen/VE/Packed/vp_xor.ll

  • This file was added.
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -march=ve -mattr=+vpu | FileCheck %s
declare <512 x i32> @llvm.vp.xor.v512i32(<512 x i32>, <512 x i32>, <512 x i1>, i32)
define fastcc <512 x i32> @test_vp_v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n) {
; CHECK-LABEL: test_vp_v512i32:
; CHECK: # %bb.0:
; CHECK-NEXT: adds.w.sx %s0, 1, %s0
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: srl %s0, %s0, 1
; CHECK-NEXT: lvl %s0
; CHECK-NEXT: pvxor %v0, %v0, %v1, %vm2
; CHECK-NEXT: b.l.t (, %s10)
%r0 = call <512 x i32> @llvm.vp.xor.v512i32(<512 x i32> %i0, <512 x i32> %i1, <512 x i1> %m, i32 %n)
ret <512 x i32> %r0
}