This is an archive of the discontinued LLVM Phabricator instance.

[mlir][tosa] Limit right-shift to 31 bits
ClosedPublic

Authored by rsuderman on Jan 19 2022, 4:33 PM.

Details

Summary

Right shift can occur that is a 32-bit right shift. This is undefined behavior.

Diff Detail

Event Timeline

rsuderman created this revision.Jan 19 2022, 4:33 PM
rsuderman requested review of this revision.Jan 19 2022, 4:33 PM
mehdi_amini accepted this revision.Jan 19 2022, 4:45 PM

Thanks!

This revision is now accepted and ready to land.Jan 19 2022, 4:45 PM
This revision was automatically updated to reflect the committed changes.