This is an archive of the discontinued LLVM Phabricator instance.

[mlir][linalg] Always generate an extract/insert slice pair when tiling output tensors.
ClosedPublic

Authored by gysit on Nov 17 2021, 6:20 AM.

Details

Summary

Adapt tiling to always generate an extract/insert slice pair for output tensors even if the tensor is not tiled. Having an explicit extract/insert slice pair simplifies followup transformations such as padding and bufferization. In particular, it makes read and written iteration argument slices explicit.

Depends On D114067

Diff Detail

Event Timeline

gysit created this revision.Nov 17 2021, 6:20 AM
gysit requested review of this revision.Nov 17 2021, 6:20 AM
gysit updated this revision to Diff 388418.Nov 19 2021, 1:36 AM

Rebase.

nicolasvasilache accepted this revision.Nov 22 2021, 1:10 AM
This revision is now accepted and ready to land.Nov 22 2021, 1:10 AM
This revision was landed with ongoing or failed builds.Nov 22 2021, 5:13 AM
This revision was automatically updated to reflect the committed changes.