This is an archive of the discontinued LLVM Phabricator instance.

[X86][Costmodel] Load/store i32 Stride=4 VF=32 interleaving costs
ClosedPublic

Authored by lebedev.ri on Oct 16 2021, 10:21 AM.

Details

Summary

A few more tuples are being queried after D111546. Might be good to model them,
They all require a lot of manual assembly surgery.

The only sched models that for cpu's that support avx2
but not avx512 are: haswell, broadwell, skylake, zen1-3

For load we have:
https://godbolt.org/z/11rcvdreP - for intels Block RThroughput: <=68.0; for ryzens, Block RThroughput: <=48.0
So could pick cost of 68

For store we have:
https://godbolt.org/z/6aM11fWcP - for intels Block RThroughput: <=64.0; for ryzens, Block RThroughput: <=32.0
So we could pick cost of 64.

I'm directly using the shuffling asm the llc produced,
without any manual fixups that may be needed
to ensure sequential execution.

Diff Detail