This is an archive of the discontinued LLVM Phabricator instance.

Paths

Table of Contentst

-
lib/Target/X86/
-
Target/
-
X86/
-
X86ScheduleBtVer2.td
-
test/tools/llvm-mca/X86/BtVer2/
-
tools/
-
llvm-mca/
-
X86/
-
BtVer2/
-
zero-idioms.s

Differential D48877

[X86][BtVer2][MCA] Recognize CMPEQ one-idioms
AbandonedPublic

Authored by lebedev.ri on Jul 3 2018, 6:35 AM.

Download Raw Diff

Details

Reviewers

RKSimon
courbet
andreadb

Summary

Commit message of rL334303 said:

As detailed on Agner's Microarchitecture doc (21.8 AMD Bobcat and
Jaguar pipeline - Dependency-breaking instructions), these instructions
are dependency breaking and fast-path zero the destination register
(and appropriate EFLAGS bits).

That very section also listed PCMPEQx right before PCMPGTx in that very list.
So these are also dependency-breaking, although they produce ones and still consume resources.

Found accidentally while continuing trying to look into bdver2 scheduling profile..

Diff Detail

Repository: rL LLVM

Event Timeline

lebedev.ri created this revision.Jul 3 2018, 6:35 AM

Herald added a subscriber: gbedwell. · View Herald TranscriptJul 3 2018, 6:35 AM

lebedev.ri added a parent revision: D48876: [X86][BtVer2][MCA][NFC] Add CMPEQ one-idioms tests.Jul 3 2018, 6:35 AM

lebedev.ri added a child revision: D48878: [X86][BtVer2][NFC] Regexify zero-idioms.

I think you're confusing zero-idioms with dependency breaking instructions.

Zero idioms break dependencies, don't use any resources (the frontend just sets the PRF value to zero) and then retires.

PCMPEQ 'ones' patterns can break dependencies but still use resources to set the bits to all ones before retiring.

In D48877#1150824, @RKSimon wrote:

I think you're confusing zero-idioms with dependency breaking instructions.

Yes, indeed.

Zero idioms break dependencies, don't use any resources (the frontend just sets the PRF value to zero) and then retires.

PCMPEQ 'ones' patterns can break dependencies but still use resources to set the bits to all ones before retiring.

Would it be valuable to salvage those into one-idioms.s with a comment that these are dep-breaking?
I'm not sure any special handling is needed in the sched model.

Hmm, so if they still consume resources, does this mean it is the lack of latency is what making them special?

FIXME: how do i test a custom snippet in llvm-exegesis? CC @courbet

$ perl -e 'print "pcmpgtb %xmm5,%xmm5\n"x10000; print "retq"' > /tmp/snippet-ones,txt

On Intel hardware, in register renaming it basically rewrites the input register to an internal all zeros register. The instruction still needs to execute and now compares zero with zero and gets all ones. But by rewriting the input register to all zeros instead of the real input, the instruction doesn't need to wait for the previous writer of the input register to execute.

In D48877#1151042, @lebedev.ri wrote:
Hmm, so if they still consume resources, does this mean it is the lack of latency is what making them special?

FIXME: how do i test a custom snippet in llvm-exegesis? CC @courbet
$ perl -e 'print "pcmpgtb %xmm5,%xmm5\n"x10000; print "retq"' > /tmp/snippet-ones,txt

For now, you can't, but it's very easy to add, so we should support it. I've created PR38048.

In D48877#1151042, @lebedev.ri wrote:

Hmm, so if they still consume resources, does this mean it is the lack of latency is what making them special?

The PCMPEQ 'all ones' idiom is a regular instruction - it consumes resources and has a latency before its result is available for any instructions that depend on it.

What it doesn't have to do is wait for its source resisters to be available:

VDIVPS %xmm1, %xmm0, %xmm0    <---- Big latency 
VPCMPEQB %xmm1, %xmm0, %xmm0  <---- Must wait a loooooong time until VDIVPS has completed

VDIVPS %xmm1, %xmm0, %xmm0    <---- Big latency 
VPCMPEQB %xmm0, %xmm0, %xmm0  <---- 'Ones Idiom' - can execute immediately, doesn't wait for VDIVPS

In D48877#1151974, @RKSimon wrote:
In D48877#1151042, @lebedev.ri wrote:

Hmm, so if they still consume resources, does this mean it is the lack of latency is what making them special?

The PCMPEQ 'all ones' idiom is a regular instruction - it consumes resources and has a latency before its result is available for any instructions that depend on it.

What it doesn't have to do is wait for its source resisters to be available:
VDIVPS %xmm1, %xmm0, %xmm0    <---- Big latency 
VPCMPEQB %xmm1, %xmm0, %xmm0  <---- Must wait a loooooong time until VDIVPS has completed
vs
VDIVPS %xmm1, %xmm0, %xmm0    <---- Big latency 
VPCMPEQB %xmm0, %xmm0, %xmm0  <---- 'Ones Idiom' - can execute immediately, doesn't wait for VDIVPS

Ok, well, i guess what i was trying to ask/understand is, is that already properly represented https://godbolt.org/g/9rYPYA, or not?

In D48877#1152009, @lebedev.ri wrote:
In D48877#1151974, @RKSimon wrote:
In D48877#1151042, @lebedev.ri wrote:

Hmm, so if they still consume resources, does this mean it is the lack of latency is what making them special?

The PCMPEQ 'all ones' idiom is a regular instruction - it consumes resources and has a latency before its result is available for any instructions that depend on it.

What it doesn't have to do is wait for its source resisters to be available:
VDIVPS %xmm1, %xmm0, %xmm0    <---- Big latency 
VPCMPEQB %xmm1, %xmm0, %xmm0  <---- Must wait a loooooong time until VDIVPS has completed
vs
VDIVPS %xmm1, %xmm0, %xmm0    <---- Big latency 
VPCMPEQB %xmm0, %xmm0, %xmm0  <---- 'Ones Idiom' - can execute immediately, doesn't wait for VDIVPS
Ok, well, i guess what i was trying to ask/understand is, is that already properly represented https://godbolt.org/g/9rYPYA, or not?

No, we don't properly model dependency breaking instructions yet - zero-idioms are making use of a special case of llvm-mca that assumes dependency breaking if no resources are used - IMO that's something that should be removed and we come up with a better way to model this.

In D48877#1152098, @RKSimon wrote:

Ok, well, i guess what i was trying to ask/understand is, is that already properly represented https://godbolt.org/g/9rYPYA, or not?

No, we don't properly model dependency breaking instructions yet - zero-idioms are making use of a special case of llvm-mca that assumes dependency breaking if no resources are used - IMO that's something that should be removed and we come up with a better way to model this.

Simon is right on this.
We still don't model dependency breaking instructions. There is already a plan to teach llvm-mca how to identify those instructions, and that is next on my TODO list. Once we have that system in place, we can remove the "zero-latency implies dependency-breaking" hack in llvm-mca.

This patch doesn't do the right thing. The timeline clearly shows how dependencies are not broken.

-Andrea

In D48877#1152115, @andreadb wrote:

In D48877#1152098, @RKSimon wrote:

Ok, well, i guess what i was trying to ask/understand is, is that already properly represented https://godbolt.org/g/9rYPYA, or not?

No, we don't properly model dependency breaking instructions yet - zero-idioms are making use of a special case of llvm-mca that assumes dependency breaking if no resources are used - IMO that's something that should be removed and we come up with a better way to model this.

Simon is right on this.
We still don't model dependency breaking instructions. There is already a plan to teach llvm-mca how to identify those instructions, and that is next on my TODO list. Once we have that system in place, we can remove the "zero-latency implies dependency-breaking" hack in llvm-mca.

This patch doesn't do the right thing. The timeline clearly shows how dependencies are not broken.

Ok, that is actually good, i was starting to question my [rudimentary] understanding of all this.

-Andrea

Then, back to square one, are D48876 tests of any use? :)

In D48877#1152117, @lebedev.ri wrote:

In D48877#1152115, @andreadb wrote:

In D48877#1152098, @RKSimon wrote:

Ok, well, i guess what i was trying to ask/understand is, is that already properly represented https://godbolt.org/g/9rYPYA, or not?

No, we don't properly model dependency breaking instructions yet - zero-idioms are making use of a special case of llvm-mca that assumes dependency breaking if no resources are used - IMO that's something that should be removed and we come up with a better way to model this.

Simon is right on this.
We still don't model dependency breaking instructions. There is already a plan to teach llvm-mca how to identify those instructions, and that is next on my TODO list. Once we have that system in place, we can remove the "zero-latency implies dependency-breaking" hack in llvm-mca.

This patch doesn't do the right thing. The timeline clearly shows how dependencies are not broken.

Ok, that is actually good, i was starting to question my [rudimentary] understanding of all this.

-Andrea

Then, back to square one, are D48876 tests of any use? :)

You can commit those tests to show that we don't correctly model dependency breaking packed compare instructions on BtVer2. However, I would remove the padd from the tests.

Great, thank you all for pointing out that this is bogus :)

Diffusion mentioned this in rL336292: [X86][BtVer2][MCA][NFC] Add CMPEQ dependency-breaking one-idioms tests.Jul 4 2018, 10:37 AM

Revision Contents

Path

Size

lib/

Target/

X86/

X86ScheduleBtVer2.td

10 lines

test/

tools/

llvm-mca/

X86/

BtVer2/

zero-idioms.s

348 lines

Diff 153903

lib/Target/X86/X86ScheduleBtVer2.td

Show First 20 Lines • Show All 633 Lines • ▼ Show 20 Lines	def : InstRW<[JWriteVZeroIdiomLogicX], (instrs PXORrr, VPXORrr,
PANDNrr, VPANDNrr)>;		PANDNrr, VPANDNrr)>;

def JWriteVZeroIdiomALU : SchedWriteVariant<[		def JWriteVZeroIdiomALU : SchedWriteVariant<[
SchedVar<MCSchedPredicate<ZeroIdiomPredicate>, [JWriteZeroLatency]>,		SchedVar<MCSchedPredicate<ZeroIdiomPredicate>, [JWriteZeroLatency]>,
SchedVar<MCSchedPredicate<TruePred>, [WriteVecALU]>		SchedVar<MCSchedPredicate<TruePred>, [WriteVecALU]>
]>;		]>;
def : InstRW<[JWriteVZeroIdiomALU], (instrs MMX_PSUBBirr, MMX_PSUBDirr,		def : InstRW<[JWriteVZeroIdiomALU], (instrs MMX_PSUBBirr, MMX_PSUBDirr,
MMX_PSUBQirr, MMX_PSUBWirr,		MMX_PSUBQirr, MMX_PSUBWirr,
MMX_PCMPGTBirr, MMX_PCMPGTDirr,		MMX_PCMPEQBirr,
		MMX_PCMPEQDirr,
		MMX_PCMPEQWirr,
		MMX_PCMPGTBirr,
		MMX_PCMPGTDirr,
MMX_PCMPGTWirr)>;		MMX_PCMPGTWirr)>;

def JWriteVZeroIdiomALUX : SchedWriteVariant<[		def JWriteVZeroIdiomALUX : SchedWriteVariant<[
SchedVar<MCSchedPredicate<ZeroIdiomPredicate>, [JWriteZeroLatency]>,		SchedVar<MCSchedPredicate<ZeroIdiomPredicate>, [JWriteZeroLatency]>,
SchedVar<MCSchedPredicate<TruePred>, [WriteVecALUX]>		SchedVar<MCSchedPredicate<TruePred>, [WriteVecALUX]>
]>;		]>;
def : InstRW<[JWriteVZeroIdiomALUX], (instrs PSUBBrr, VPSUBBrr,		def : InstRW<[JWriteVZeroIdiomALUX], (instrs PSUBBrr, VPSUBBrr,
PSUBDrr, VPSUBDrr,		PSUBDrr, VPSUBDrr,
PSUBQrr, VPSUBQrr,		PSUBQrr, VPSUBQrr,
PSUBWrr, VPSUBWrr,		PSUBWrr, VPSUBWrr,
		PCMPEQBrr, VPCMPEQBrr,
		PCMPEQDrr, VPCMPEQDrr,
		PCMPEQQrr, VPCMPEQQrr,
		PCMPEQWrr, VPCMPEQWrr,
PCMPGTBrr, VPCMPGTBrr,		PCMPGTBrr, VPCMPGTBrr,
PCMPGTDrr, VPCMPGTDrr,		PCMPGTDrr, VPCMPGTDrr,
PCMPGTQrr, VPCMPGTQrr,		PCMPGTQrr, VPCMPGTQrr,
PCMPGTWrr, VPCMPGTWrr)>;		PCMPGTWrr, VPCMPGTWrr)>;
} // SchedModel		} // SchedModel

test/tools/llvm-mca/X86/BtVer2/zero-idioms.s

	Show First 20 Lines • Show All 84 Lines • ▼ Show 20 Lines
	vpxor %xmm3, %xmm3, %xmm3			vpxor %xmm3, %xmm3, %xmm3

	vxorps %xmm4, %xmm4, %xmm5			vxorps %xmm4, %xmm4, %xmm5
	vxorpd %xmm1, %xmm1, %xmm3			vxorpd %xmm1, %xmm1, %xmm3
	vpxor %xmm3, %xmm3, %xmm5			vpxor %xmm3, %xmm3, %xmm5

	# CHECK: Iterations: 1			# CHECK: Iterations: 1
	# CHECK-NEXT: Instructions: 70			# CHECK-NEXT: Instructions: 70
	# CHECK-NEXT: Total Cycles: 40			# CHECK-NEXT: Total Cycles: 36
	# CHECK-NEXT: Dispatch Width: 2			# CHECK-NEXT: Dispatch Width: 2
	# CHECK-NEXT: IPC: 1.75			# CHECK-NEXT: IPC: 1.94
	# CHECK-NEXT: Block RThroughput: 35.0			# CHECK-NEXT: Block RThroughput: 35.0

	# CHECK: Instruction Info:			# CHECK: Instruction Info:
	# CHECK-NEXT: [1]: #uOps			# CHECK-NEXT: [1]: #uOps
	# CHECK-NEXT: [2]: Latency			# CHECK-NEXT: [2]: Latency
	# CHECK-NEXT: [3]: RThroughput			# CHECK-NEXT: [3]: RThroughput
	# CHECK-NEXT: [4]: MayLoad			# CHECK-NEXT: [4]: MayLoad
	# CHECK-NEXT: [5]: MayStore			# CHECK-NEXT: [5]: MayStore
	# CHECK-NEXT: [6]: HasSideEffects			# CHECK-NEXT: [6]: HasSideEffects

	# CHECK: [1] [2] [3] [4] [5] [6] Instructions:			# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
	# CHECK-NEXT: 1 0 0.50 subl %eax, %eax			# CHECK-NEXT: 1 0 0.50 subl %eax, %eax
	# CHECK-NEXT: 1 0 0.50 subq %rax, %rax			# CHECK-NEXT: 1 0 0.50 subq %rax, %rax
	# CHECK-NEXT: 1 0 0.50 xorl %eax, %eax			# CHECK-NEXT: 1 0 0.50 xorl %eax, %eax
	# CHECK-NEXT: 1 0 0.50 xorq %rax, %rax			# CHECK-NEXT: 1 0 0.50 xorq %rax, %rax
	# CHECK-NEXT: 1 1 0.50 pcmpeqb %mm2, %mm2			# CHECK-NEXT: 1 0 0.50 pcmpeqb %mm2, %mm2
	# CHECK-NEXT: 1 1 0.50 pcmpeqd %mm2, %mm2			# CHECK-NEXT: 1 0 0.50 pcmpeqd %mm2, %mm2
	# CHECK-NEXT: 1 1 0.50 pcmpeqw %mm2, %mm2			# CHECK-NEXT: 1 0 0.50 pcmpeqw %mm2, %mm2
	# CHECK-NEXT: 1 1 0.50 pcmpeqb %xmm2, %xmm2			# CHECK-NEXT: 1 0 0.50 pcmpeqb %xmm2, %xmm2
	# CHECK-NEXT: 1 1 0.50 pcmpeqd %xmm2, %xmm2			# CHECK-NEXT: 1 0 0.50 pcmpeqd %xmm2, %xmm2
	# CHECK-NEXT: 1 1 0.50 pcmpeqq %xmm2, %xmm2			# CHECK-NEXT: 1 0 0.50 pcmpeqq %xmm2, %xmm2
	# CHECK-NEXT: 1 1 0.50 pcmpeqw %xmm2, %xmm2			# CHECK-NEXT: 1 0 0.50 pcmpeqw %xmm2, %xmm2
	# CHECK-NEXT: 1 1 0.50 vpcmpeqb %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 1 0 0.50 vpcmpeqb %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 1 1 0.50 vpcmpeqd %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 1 0 0.50 vpcmpeqd %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 1 1 0.50 vpcmpeqq %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 1 0 0.50 vpcmpeqq %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 1 1 0.50 vpcmpeqw %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 1 0 0.50 vpcmpeqw %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 1 1 0.50 vpcmpeqb %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 1 0 0.50 vpcmpeqb %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 1 1 0.50 vpcmpeqd %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 1 0 0.50 vpcmpeqd %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 1 1 0.50 vpcmpeqq %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 1 0 0.50 vpcmpeqq %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 1 1 0.50 vpcmpeqw %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 1 0 0.50 vpcmpeqw %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 1 0 0.50 pcmpgtb %mm2, %mm2			# CHECK-NEXT: 1 0 0.50 pcmpgtb %mm2, %mm2
	# CHECK-NEXT: 1 0 0.50 pcmpgtd %mm2, %mm2			# CHECK-NEXT: 1 0 0.50 pcmpgtd %mm2, %mm2
	# CHECK-NEXT: 1 0 0.50 pcmpgtw %mm2, %mm2			# CHECK-NEXT: 1 0 0.50 pcmpgtw %mm2, %mm2
	# CHECK-NEXT: 1 0 0.50 pcmpgtb %xmm2, %xmm2			# CHECK-NEXT: 1 0 0.50 pcmpgtb %xmm2, %xmm2
	# CHECK-NEXT: 1 0 0.50 pcmpgtd %xmm2, %xmm2			# CHECK-NEXT: 1 0 0.50 pcmpgtd %xmm2, %xmm2
	# CHECK-NEXT: 1 0 0.50 pcmpgtq %xmm2, %xmm2			# CHECK-NEXT: 1 0 0.50 pcmpgtq %xmm2, %xmm2
	# CHECK-NEXT: 1 0 0.50 pcmpgtw %xmm2, %xmm2			# CHECK-NEXT: 1 0 0.50 pcmpgtw %xmm2, %xmm2
	# CHECK-NEXT: 1 0 0.50 vpcmpgtb %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 1 0 0.50 vpcmpgtb %xmm3, %xmm3, %xmm3
	Show All 37 Lines
	# CHECK-NEXT: 1 0 0.50 pxor %mm2, %mm2			# CHECK-NEXT: 1 0 0.50 pxor %mm2, %mm2
	# CHECK-NEXT: 1 0 0.50 pxor %xmm2, %xmm2			# CHECK-NEXT: 1 0 0.50 pxor %xmm2, %xmm2
	# CHECK-NEXT: 1 0 0.50 vpxor %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 1 0 0.50 vpxor %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 1 0 0.50 vxorps %xmm4, %xmm4, %xmm5			# CHECK-NEXT: 1 0 0.50 vxorps %xmm4, %xmm4, %xmm5
	# CHECK-NEXT: 1 0 0.50 vxorpd %xmm1, %xmm1, %xmm3			# CHECK-NEXT: 1 0 0.50 vxorpd %xmm1, %xmm1, %xmm3
	# CHECK-NEXT: 1 0 0.50 vpxor %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 1 0 0.50 vpxor %xmm3, %xmm3, %xmm5

	# CHECK: Register File statistics:			# CHECK: Register File statistics:
	# CHECK-NEXT: Total number of mappings created: 15			# CHECK-NEXT: Total number of mappings created: 0
	# CHECK-NEXT: Max number of mappings used: 8			# CHECK-NEXT: Max number of mappings used: 0

	# CHECK: * Register File #1 -- JFpuPRF:			# CHECK: * Register File #1 -- JFpuPRF:
	# CHECK-NEXT: Number of physical registers: 72			# CHECK-NEXT: Number of physical registers: 72
	# CHECK-NEXT: Total number of mappings created: 15			# CHECK-NEXT: Total number of mappings created: 0
	# CHECK-NEXT: Max number of mappings used: 8			# CHECK-NEXT: Max number of mappings used: 0

	# CHECK: * Register File #2 -- JIntegerPRF:			# CHECK: * Register File #2 -- JIntegerPRF:
	# CHECK-NEXT: Number of physical registers: 64			# CHECK-NEXT: Number of physical registers: 64
	# CHECK-NEXT: Total number of mappings created: 0			# CHECK-NEXT: Total number of mappings created: 0
	# CHECK-NEXT: Max number of mappings used: 0			# CHECK-NEXT: Max number of mappings used: 0

	# CHECK: Resources:			# CHECK: Resources:
	# CHECK-NEXT: [0] - JALU0			# CHECK-NEXT: [0] - JALU0
	# CHECK-NEXT: [1] - JALU1			# CHECK-NEXT: [1] - JALU1
	# CHECK-NEXT: [2] - JDiv			# CHECK-NEXT: [2] - JDiv
	# CHECK-NEXT: [3] - JFPA			# CHECK-NEXT: [3] - JFPA
	# CHECK-NEXT: [4] - JFPM			# CHECK-NEXT: [4] - JFPM
	# CHECK-NEXT: [5] - JFPU0			# CHECK-NEXT: [5] - JFPU0
	# CHECK-NEXT: [6] - JFPU1			# CHECK-NEXT: [6] - JFPU1
	# CHECK-NEXT: [7] - JLAGU			# CHECK-NEXT: [7] - JLAGU
	# CHECK-NEXT: [8] - JMul			# CHECK-NEXT: [8] - JMul
	# CHECK-NEXT: [9] - JSAGU			# CHECK-NEXT: [9] - JSAGU
	# CHECK-NEXT: [10] - JSTC			# CHECK-NEXT: [10] - JSTC
	# CHECK-NEXT: [11] - JVALU0			# CHECK-NEXT: [11] - JVALU0
	# CHECK-NEXT: [12] - JVALU1			# CHECK-NEXT: [12] - JVALU1
	# CHECK-NEXT: [13] - JVIMUL			# CHECK-NEXT: [13] - JVIMUL

	# CHECK: Resource pressure per iteration:			# CHECK: Resource pressure per iteration:
	# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13]			# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13]
	# CHECK-NEXT: - - - - - 7.00 8.00 - - - - 7.00 8.00 -			# CHECK-NEXT: - - - - - - - - - - - - - -

	# CHECK: Resource pressure by instruction:			# CHECK: Resource pressure by instruction:
	# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] Instructions:			# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] Instructions:
	# CHECK-NEXT: - - - - - - - - - - - - - - subl %eax, %eax			# CHECK-NEXT: - - - - - - - - - - - - - - subl %eax, %eax
	# CHECK-NEXT: - - - - - - - - - - - - - - subq %rax, %rax			# CHECK-NEXT: - - - - - - - - - - - - - - subq %rax, %rax
	# CHECK-NEXT: - - - - - - - - - - - - - - xorl %eax, %eax			# CHECK-NEXT: - - - - - - - - - - - - - - xorl %eax, %eax
	# CHECK-NEXT: - - - - - - - - - - - - - - xorq %rax, %rax			# CHECK-NEXT: - - - - - - - - - - - - - - xorq %rax, %rax
	# CHECK-NEXT: - - - - - - 1.00 - - - - - 1.00 - pcmpeqb %mm2, %mm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpeqb %mm2, %mm2
	# CHECK-NEXT: - - - - - 1.00 - - - - - 1.00 - - pcmpeqd %mm2, %mm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpeqd %mm2, %mm2
	# CHECK-NEXT: - - - - - 1.00 - - - - - 1.00 - - pcmpeqw %mm2, %mm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpeqw %mm2, %mm2
	# CHECK-NEXT: - - - - - - 1.00 - - - - - 1.00 - pcmpeqb %xmm2, %xmm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpeqb %xmm2, %xmm2
	# CHECK-NEXT: - - - - - - 1.00 - - - - - 1.00 - pcmpeqd %xmm2, %xmm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpeqd %xmm2, %xmm2
	# CHECK-NEXT: - - - - - 1.00 - - - - - 1.00 - - pcmpeqq %xmm2, %xmm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpeqq %xmm2, %xmm2
	# CHECK-NEXT: - - - - - 1.00 - - - - - 1.00 - - pcmpeqw %xmm2, %xmm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpeqw %xmm2, %xmm2
	# CHECK-NEXT: - - - - - - 1.00 - - - - - 1.00 - vpcmpeqb %xmm3, %xmm3, %xmm3			# CHECK-NEXT: - - - - - - - - - - - - - - vpcmpeqb %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: - - - - - - 1.00 - - - - - 1.00 - vpcmpeqd %xmm3, %xmm3, %xmm3			# CHECK-NEXT: - - - - - - - - - - - - - - vpcmpeqd %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: - - - - - 1.00 - - - - - 1.00 - - vpcmpeqq %xmm3, %xmm3, %xmm3			# CHECK-NEXT: - - - - - - - - - - - - - - vpcmpeqq %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: - - - - - - 1.00 - - - - - 1.00 - vpcmpeqw %xmm3, %xmm3, %xmm3			# CHECK-NEXT: - - - - - - - - - - - - - - vpcmpeqw %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: - - - - - 1.00 - - - - - 1.00 - - vpcmpeqb %xmm3, %xmm3, %xmm5			# CHECK-NEXT: - - - - - - - - - - - - - - vpcmpeqb %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: - - - - - - 1.00 - - - - - 1.00 - vpcmpeqd %xmm3, %xmm3, %xmm5			# CHECK-NEXT: - - - - - - - - - - - - - - vpcmpeqd %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: - - - - - 1.00 - - - - - 1.00 - - vpcmpeqq %xmm3, %xmm3, %xmm5			# CHECK-NEXT: - - - - - - - - - - - - - - vpcmpeqq %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: - - - - - - 1.00 - - - - - 1.00 - vpcmpeqw %xmm3, %xmm3, %xmm5			# CHECK-NEXT: - - - - - - - - - - - - - - vpcmpeqw %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtb %mm2, %mm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtb %mm2, %mm2
	# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtd %mm2, %mm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtd %mm2, %mm2
	# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtw %mm2, %mm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtw %mm2, %mm2
	# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtb %xmm2, %xmm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtb %xmm2, %xmm2
	# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtd %xmm2, %xmm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtd %xmm2, %xmm2
	# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtq %xmm2, %xmm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtq %xmm2, %xmm2
	# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtw %xmm2, %xmm2			# CHECK-NEXT: - - - - - - - - - - - - - - pcmpgtw %xmm2, %xmm2
	# CHECK-NEXT: - - - - - - - - - - - - - - vpcmpgtb %xmm3, %xmm3, %xmm3			# CHECK-NEXT: - - - - - - - - - - - - - - vpcmpgtb %xmm3, %xmm3, %xmm3
	Show All 37 Lines
	# CHECK-NEXT: - - - - - - - - - - - - - - pxor %mm2, %mm2			# CHECK-NEXT: - - - - - - - - - - - - - - pxor %mm2, %mm2
	# CHECK-NEXT: - - - - - - - - - - - - - - pxor %xmm2, %xmm2			# CHECK-NEXT: - - - - - - - - - - - - - - pxor %xmm2, %xmm2
	# CHECK-NEXT: - - - - - - - - - - - - - - vpxor %xmm3, %xmm3, %xmm3			# CHECK-NEXT: - - - - - - - - - - - - - - vpxor %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: - - - - - - - - - - - - - - vxorps %xmm4, %xmm4, %xmm5			# CHECK-NEXT: - - - - - - - - - - - - - - vxorps %xmm4, %xmm4, %xmm5
	# CHECK-NEXT: - - - - - - - - - - - - - - vxorpd %xmm1, %xmm1, %xmm3			# CHECK-NEXT: - - - - - - - - - - - - - - vxorpd %xmm1, %xmm1, %xmm3
	# CHECK-NEXT: - - - - - - - - - - - - - - vpxor %xmm3, %xmm3, %xmm5			# CHECK-NEXT: - - - - - - - - - - - - - - vpxor %xmm3, %xmm3, %xmm5

	# CHECK: Timeline view:			# CHECK: Timeline view:
	# CHECK-NEXT: 0123456789 0123456789			# CHECK-NEXT: 0123456789 012345
	# CHECK-NEXT: Index 0123456789 0123456789			# CHECK-NEXT: Index 0123456789 0123456789

	# CHECK: [0,0] DR . . . . . . . . subl %eax, %eax			# CHECK: [0,0] DR . . . . . . . subl %eax, %eax
	# CHECK-NEXT: [0,1] DR . . . . . . . . subq %rax, %rax			# CHECK-NEXT: [0,1] DR . . . . . . . subq %rax, %rax
	# CHECK-NEXT: [0,2] .DR . . . . . . . . xorl %eax, %eax			# CHECK-NEXT: [0,2] .DR . . . . . . . xorl %eax, %eax
	# CHECK-NEXT: [0,3] .DR . . . . . . . . xorq %rax, %rax			# CHECK-NEXT: [0,3] .DR . . . . . . . xorq %rax, %rax
	# CHECK-NEXT: [0,4] . DeER . . . . . . . pcmpeqb %mm2, %mm2			# CHECK-NEXT: [0,4] . DR . . . . . . . pcmpeqb %mm2, %mm2
	# CHECK-NEXT: [0,5] . D=eER . . . . . . . pcmpeqd %mm2, %mm2			# CHECK-NEXT: [0,5] . DR . . . . . . . pcmpeqd %mm2, %mm2
	# CHECK-NEXT: [0,6] . D=eER . . . . . . . pcmpeqw %mm2, %mm2			# CHECK-NEXT: [0,6] . DR. . . . . . . pcmpeqw %mm2, %mm2
	# CHECK-NEXT: [0,7] . DeE-R . . . . . . . pcmpeqb %xmm2, %xmm2			# CHECK-NEXT: [0,7] . DR. . . . . . . pcmpeqb %xmm2, %xmm2
	# CHECK-NEXT: [0,8] . DeE-R . . . . . . . pcmpeqd %xmm2, %xmm2			# CHECK-NEXT: [0,8] . DR . . . . . . pcmpeqd %xmm2, %xmm2
	# CHECK-NEXT: [0,9] . D=eER . . . . . . . pcmpeqq %xmm2, %xmm2			# CHECK-NEXT: [0,9] . DR . . . . . . pcmpeqq %xmm2, %xmm2
	# CHECK-NEXT: [0,10] . D=eER. . . . . . . pcmpeqw %xmm2, %xmm2			# CHECK-NEXT: [0,10] . DR . . . . . . pcmpeqw %xmm2, %xmm2
	# CHECK-NEXT: [0,11] . DeE-R. . . . . . . vpcmpeqb %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,11] . DR . . . . . . vpcmpeqb %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,12] . .DeE-R . . . . . . vpcmpeqd %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,12] . .DR . . . . . . vpcmpeqd %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,13] . .D=eER . . . . . . vpcmpeqq %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,13] . .DR . . . . . . vpcmpeqq %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,14] . . D=eER . . . . . . vpcmpeqw %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,14] . . DR . . . . . . vpcmpeqw %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,15] . . D==eER . . . . . . vpcmpeqb %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,15] . . DR . . . . . . vpcmpeqb %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,16] . . D=eER . . . . . . vpcmpeqd %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,16] . . DR. . . . . . vpcmpeqd %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,17] . . D==eER . . . . . . vpcmpeqq %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,17] . . DR. . . . . . vpcmpeqq %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,18] . . D=eER . . . . . . vpcmpeqw %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,18] . . DR . . . . . vpcmpeqw %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,19] . . D----R. . . . . . pcmpgtb %mm2, %mm2			# CHECK-NEXT: [0,19] . . DR . . . . . pcmpgtb %mm2, %mm2
	# CHECK-NEXT: [0,20] . . D---R. . . . . . pcmpgtd %mm2, %mm2			# CHECK-NEXT: [0,20] . . DR . . . . . pcmpgtd %mm2, %mm2
	# CHECK-NEXT: [0,21] . . D----R . . . . . pcmpgtw %mm2, %mm2			# CHECK-NEXT: [0,21] . . DR . . . . . pcmpgtw %mm2, %mm2
	# CHECK-NEXT: [0,22] . . .D---R . . . . . pcmpgtb %xmm2, %xmm2			# CHECK-NEXT: [0,22] . . .DR . . . . . pcmpgtb %xmm2, %xmm2
	# CHECK-NEXT: [0,23] . . .D----R . . . . . pcmpgtd %xmm2, %xmm2			# CHECK-NEXT: [0,23] . . .DR . . . . . pcmpgtd %xmm2, %xmm2
	# CHECK-NEXT: [0,24] . . . D---R . . . . . pcmpgtq %xmm2, %xmm2			# CHECK-NEXT: [0,24] . . . DR . . . . . pcmpgtq %xmm2, %xmm2
	# CHECK-NEXT: [0,25] . . . D----R . . . . . pcmpgtw %xmm2, %xmm2			# CHECK-NEXT: [0,25] . . . DR . . . . . pcmpgtw %xmm2, %xmm2
	# CHECK-NEXT: [0,26] . . . D---R . . . . . vpcmpgtb %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,26] . . . DR. . . . . vpcmpgtb %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,27] . . . D----R . . . . . vpcmpgtd %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,27] . . . DR. . . . . vpcmpgtd %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,28] . . . D---R . . . . . vpcmpgtq %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,28] . . . DR . . . . vpcmpgtq %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,29] . . . D----R. . . . . vpcmpgtw %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,29] . . . DR . . . . vpcmpgtw %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,30] . . . D---R. . . . . vpcmpgtb %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,30] . . . DR . . . . vpcmpgtb %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,31] . . . D----R . . . . vpcmpgtd %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,31] . . . DR . . . . vpcmpgtd %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,32] . . . .D---R . . . . vpcmpgtq %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,32] . . . .DR . . . . vpcmpgtq %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,33] . . . .D----R . . . . vpcmpgtw %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,33] . . . .DR . . . . vpcmpgtw %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,34] . . . . D---R . . . . psubb %mm2, %mm2			# CHECK-NEXT: [0,34] . . . . DR . . . . psubb %mm2, %mm2
	# CHECK-NEXT: [0,35] . . . . D----R . . . . psubd %mm2, %mm2			# CHECK-NEXT: [0,35] . . . . DR . . . . psubd %mm2, %mm2
	# CHECK-NEXT: [0,36] . . . . D---R . . . . psubq %mm2, %mm2			# CHECK-NEXT: [0,36] . . . . DR. . . . psubq %mm2, %mm2
	# CHECK-NEXT: [0,37] . . . . D----R . . . . psubw %mm2, %mm2			# CHECK-NEXT: [0,37] . . . . DR. . . . psubw %mm2, %mm2
	# CHECK-NEXT: [0,38] . . . . D---R . . . . psubb %xmm2, %xmm2			# CHECK-NEXT: [0,38] . . . . DR . . . psubb %xmm2, %xmm2
	# CHECK-NEXT: [0,39] . . . . D----R. . . . psubd %xmm2, %xmm2			# CHECK-NEXT: [0,39] . . . . DR . . . psubd %xmm2, %xmm2
	# CHECK-NEXT: [0,40] . . . . D---R. . . . psubq %xmm2, %xmm2			# CHECK-NEXT: [0,40] . . . . DR . . . psubq %xmm2, %xmm2
	# CHECK-NEXT: [0,41] . . . . D----R . . . psubw %xmm2, %xmm2			# CHECK-NEXT: [0,41] . . . . DR . . . psubw %xmm2, %xmm2
	# CHECK-NEXT: [0,42] . . . . .D---R . . . vpsubb %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,42] . . . . .DR . . . vpsubb %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,43] . . . . .D----R . . . vpsubd %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,43] . . . . .DR . . . vpsubd %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,44] . . . . . D---R . . . vpsubq %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,44] . . . . . DR . . . vpsubq %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,45] . . . . . D----R . . . vpsubw %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,45] . . . . . DR . . . vpsubw %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,46] . . . . . D---R . . . vpsubb %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,46] . . . . . DR. . . vpsubb %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,47] . . . . . D----R . . . vpsubd %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,47] . . . . . DR. . . vpsubd %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,48] . . . . . D---R . . . vpsubq %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,48] . . . . . DR . . vpsubq %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,49] . . . . . D----R. . . vpsubw %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,49] . . . . . DR . . vpsubw %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,50] . . . . . D---R. . . andnps %xmm0, %xmm0			# CHECK-NEXT: [0,50] . . . . . DR . . andnps %xmm0, %xmm0
	# CHECK-NEXT: [0,51] . . . . . D----R . . andnpd %xmm1, %xmm1			# CHECK-NEXT: [0,51] . . . . . DR . . andnpd %xmm1, %xmm1
	# CHECK-NEXT: [0,52] . . . . . .D---R . . vandnps %xmm2, %xmm2, %xmm2			# CHECK-NEXT: [0,52] . . . . . .DR . . vandnps %xmm2, %xmm2, %xmm2
	# CHECK-NEXT: [0,53] . . . . . .D----R . . vandnpd %xmm1, %xmm1, %xmm1			# CHECK-NEXT: [0,53] . . . . . .DR . . vandnpd %xmm1, %xmm1, %xmm1
	# CHECK-NEXT: [0,54] . . . . . . D---R . . pandn %mm2, %mm2			# CHECK-NEXT: [0,54] . . . . . . DR . . pandn %mm2, %mm2
	# CHECK-NEXT: [0,55] . . . . . . D----R . . pandn %xmm2, %xmm2			# CHECK-NEXT: [0,55] . . . . . . DR . . pandn %xmm2, %xmm2
	# CHECK-NEXT: [0,56] . . . . . . D---R . . vpandn %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,56] . . . . . . DR. . vpandn %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,57] . . . . . . D----R . . vandnps %xmm2, %xmm2, %xmm5			# CHECK-NEXT: [0,57] . . . . . . DR. . vandnps %xmm2, %xmm2, %xmm5
	# CHECK-NEXT: [0,58] . . . . . . D---R . . vandnpd %xmm1, %xmm1, %xmm5			# CHECK-NEXT: [0,58] . . . . . . DR . vandnpd %xmm1, %xmm1, %xmm5
	# CHECK-NEXT: [0,59] . . . . . . D----R. . vpandn %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,59] . . . . . . DR . vpandn %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: [0,60] . . . . . . D---R. . xorps %xmm0, %xmm0			# CHECK-NEXT: [0,60] . . . . . . DR . xorps %xmm0, %xmm0
	# CHECK-NEXT: [0,61] . . . . . . D----R . xorpd %xmm1, %xmm1			# CHECK-NEXT: [0,61] . . . . . . DR . xorpd %xmm1, %xmm1
	# CHECK-NEXT: [0,62] . . . . . . .D---R . vxorps %xmm2, %xmm2, %xmm2			# CHECK-NEXT: [0,62] . . . . . . .DR . vxorps %xmm2, %xmm2, %xmm2
	# CHECK-NEXT: [0,63] . . . . . . .D----R . vxorpd %xmm1, %xmm1, %xmm1			# CHECK-NEXT: [0,63] . . . . . . .DR . vxorpd %xmm1, %xmm1, %xmm1
	# CHECK-NEXT: [0,64] . . . . . . . D---R . pxor %mm2, %mm2			# CHECK-NEXT: [0,64] . . . . . . . DR . pxor %mm2, %mm2
	# CHECK-NEXT: [0,65] . . . . . . . D----R . pxor %xmm2, %xmm2			# CHECK-NEXT: [0,65] . . . . . . . DR . pxor %xmm2, %xmm2
	# CHECK-NEXT: [0,66] . . . . . . . D---R . vpxor %xmm3, %xmm3, %xmm3			# CHECK-NEXT: [0,66] . . . . . . . DR. vpxor %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: [0,67] . . . . . . . D----R. vxorps %xmm4, %xmm4, %xmm5			# CHECK-NEXT: [0,67] . . . . . . . DR. vxorps %xmm4, %xmm4, %xmm5
	# CHECK-NEXT: [0,68] . . . . . . . D---R. vxorpd %xmm1, %xmm1, %xmm3			# CHECK-NEXT: [0,68] . . . . . . . DR vxorpd %xmm1, %xmm1, %xmm3
	# CHECK-NEXT: [0,69] . . . . . . . D----R vpxor %xmm3, %xmm3, %xmm5			# CHECK-NEXT: [0,69] . . . . . . . DR vpxor %xmm3, %xmm3, %xmm5

	# CHECK: Average Wait times (based on the timeline view):			# CHECK: Average Wait times (based on the timeline view):
	# CHECK-NEXT: [0]: Executions			# CHECK-NEXT: [0]: Executions
	# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue			# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue
	# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready			# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready
	# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage			# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage

	# CHECK: [0] [1] [2] [3]			# CHECK: [0] [1] [2] [3]
	# CHECK-NEXT: 0. 1 0.0 0.0 0.0 subl %eax, %eax			# CHECK-NEXT: 0. 1 0.0 0.0 0.0 subl %eax, %eax
	# CHECK-NEXT: 1. 1 0.0 0.0 0.0 subq %rax, %rax			# CHECK-NEXT: 1. 1 0.0 0.0 0.0 subq %rax, %rax
	# CHECK-NEXT: 2. 1 0.0 0.0 0.0 xorl %eax, %eax			# CHECK-NEXT: 2. 1 0.0 0.0 0.0 xorl %eax, %eax
	# CHECK-NEXT: 3. 1 0.0 0.0 0.0 xorq %rax, %rax			# CHECK-NEXT: 3. 1 0.0 0.0 0.0 xorq %rax, %rax
	# CHECK-NEXT: 4. 1 1.0 1.0 0.0 pcmpeqb %mm2, %mm2			# CHECK-NEXT: 4. 1 0.0 0.0 0.0 pcmpeqb %mm2, %mm2
	# CHECK-NEXT: 5. 1 2.0 0.0 0.0 pcmpeqd %mm2, %mm2			# CHECK-NEXT: 5. 1 0.0 0.0 0.0 pcmpeqd %mm2, %mm2
	# CHECK-NEXT: 6. 1 2.0 0.0 0.0 pcmpeqw %mm2, %mm2			# CHECK-NEXT: 6. 1 0.0 0.0 0.0 pcmpeqw %mm2, %mm2
	# CHECK-NEXT: 7. 1 1.0 1.0 1.0 pcmpeqb %xmm2, %xmm2			# CHECK-NEXT: 7. 1 0.0 0.0 0.0 pcmpeqb %xmm2, %xmm2
	# CHECK-NEXT: 8. 1 1.0 0.0 1.0 pcmpeqd %xmm2, %xmm2			# CHECK-NEXT: 8. 1 0.0 0.0 0.0 pcmpeqd %xmm2, %xmm2
	# CHECK-NEXT: 9. 1 2.0 0.0 0.0 pcmpeqq %xmm2, %xmm2			# CHECK-NEXT: 9. 1 0.0 0.0 0.0 pcmpeqq %xmm2, %xmm2
	# CHECK-NEXT: 10. 1 2.0 0.0 0.0 pcmpeqw %xmm2, %xmm2			# CHECK-NEXT: 10. 1 0.0 0.0 0.0 pcmpeqw %xmm2, %xmm2
	# CHECK-NEXT: 11. 1 1.0 1.0 1.0 vpcmpeqb %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 11. 1 0.0 0.0 0.0 vpcmpeqb %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 12. 1 1.0 0.0 1.0 vpcmpeqd %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 12. 1 0.0 0.0 0.0 vpcmpeqd %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 13. 1 2.0 0.0 0.0 vpcmpeqq %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 13. 1 0.0 0.0 0.0 vpcmpeqq %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 14. 1 2.0 0.0 0.0 vpcmpeqw %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 14. 1 0.0 0.0 0.0 vpcmpeqw %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 15. 1 3.0 0.0 0.0 vpcmpeqb %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 15. 1 0.0 0.0 0.0 vpcmpeqb %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 16. 1 2.0 0.0 0.0 vpcmpeqd %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 16. 1 0.0 0.0 0.0 vpcmpeqd %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 17. 1 3.0 1.0 0.0 vpcmpeqq %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 17. 1 0.0 0.0 0.0 vpcmpeqq %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 18. 1 2.0 1.0 0.0 vpcmpeqw %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 18. 1 0.0 0.0 0.0 vpcmpeqw %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 19. 1 0.0 0.0 4.0 pcmpgtb %mm2, %mm2			# CHECK-NEXT: 19. 1 0.0 0.0 0.0 pcmpgtb %mm2, %mm2
	# CHECK-NEXT: 20. 1 0.0 0.0 3.0 pcmpgtd %mm2, %mm2			# CHECK-NEXT: 20. 1 0.0 0.0 0.0 pcmpgtd %mm2, %mm2
	# CHECK-NEXT: 21. 1 0.0 0.0 4.0 pcmpgtw %mm2, %mm2			# CHECK-NEXT: 21. 1 0.0 0.0 0.0 pcmpgtw %mm2, %mm2
	# CHECK-NEXT: 22. 1 0.0 0.0 3.0 pcmpgtb %xmm2, %xmm2			# CHECK-NEXT: 22. 1 0.0 0.0 0.0 pcmpgtb %xmm2, %xmm2
	# CHECK-NEXT: 23. 1 0.0 0.0 4.0 pcmpgtd %xmm2, %xmm2			# CHECK-NEXT: 23. 1 0.0 0.0 0.0 pcmpgtd %xmm2, %xmm2
	# CHECK-NEXT: 24. 1 0.0 0.0 3.0 pcmpgtq %xmm2, %xmm2			# CHECK-NEXT: 24. 1 0.0 0.0 0.0 pcmpgtq %xmm2, %xmm2
	# CHECK-NEXT: 25. 1 0.0 0.0 4.0 pcmpgtw %xmm2, %xmm2			# CHECK-NEXT: 25. 1 0.0 0.0 0.0 pcmpgtw %xmm2, %xmm2
	# CHECK-NEXT: 26. 1 0.0 0.0 3.0 vpcmpgtb %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 26. 1 0.0 0.0 0.0 vpcmpgtb %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 27. 1 0.0 0.0 4.0 vpcmpgtd %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 27. 1 0.0 0.0 0.0 vpcmpgtd %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 28. 1 0.0 0.0 3.0 vpcmpgtq %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 28. 1 0.0 0.0 0.0 vpcmpgtq %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 29. 1 0.0 0.0 4.0 vpcmpgtw %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 29. 1 0.0 0.0 0.0 vpcmpgtw %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 30. 1 0.0 0.0 3.0 vpcmpgtb %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 30. 1 0.0 0.0 0.0 vpcmpgtb %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 31. 1 0.0 0.0 4.0 vpcmpgtd %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 31. 1 0.0 0.0 0.0 vpcmpgtd %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 32. 1 0.0 0.0 3.0 vpcmpgtq %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 32. 1 0.0 0.0 0.0 vpcmpgtq %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 33. 1 0.0 0.0 4.0 vpcmpgtw %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 33. 1 0.0 0.0 0.0 vpcmpgtw %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 34. 1 0.0 0.0 3.0 psubb %mm2, %mm2			# CHECK-NEXT: 34. 1 0.0 0.0 0.0 psubb %mm2, %mm2
	# CHECK-NEXT: 35. 1 0.0 0.0 4.0 psubd %mm2, %mm2			# CHECK-NEXT: 35. 1 0.0 0.0 0.0 psubd %mm2, %mm2
	# CHECK-NEXT: 36. 1 0.0 0.0 3.0 psubq %mm2, %mm2			# CHECK-NEXT: 36. 1 0.0 0.0 0.0 psubq %mm2, %mm2
	# CHECK-NEXT: 37. 1 0.0 0.0 4.0 psubw %mm2, %mm2			# CHECK-NEXT: 37. 1 0.0 0.0 0.0 psubw %mm2, %mm2
	# CHECK-NEXT: 38. 1 0.0 0.0 3.0 psubb %xmm2, %xmm2			# CHECK-NEXT: 38. 1 0.0 0.0 0.0 psubb %xmm2, %xmm2
	# CHECK-NEXT: 39. 1 0.0 0.0 4.0 psubd %xmm2, %xmm2			# CHECK-NEXT: 39. 1 0.0 0.0 0.0 psubd %xmm2, %xmm2
	# CHECK-NEXT: 40. 1 0.0 0.0 3.0 psubq %xmm2, %xmm2			# CHECK-NEXT: 40. 1 0.0 0.0 0.0 psubq %xmm2, %xmm2
	# CHECK-NEXT: 41. 1 0.0 0.0 4.0 psubw %xmm2, %xmm2			# CHECK-NEXT: 41. 1 0.0 0.0 0.0 psubw %xmm2, %xmm2
	# CHECK-NEXT: 42. 1 0.0 0.0 3.0 vpsubb %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 42. 1 0.0 0.0 0.0 vpsubb %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 43. 1 0.0 0.0 4.0 vpsubd %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 43. 1 0.0 0.0 0.0 vpsubd %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 44. 1 0.0 0.0 3.0 vpsubq %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 44. 1 0.0 0.0 0.0 vpsubq %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 45. 1 0.0 0.0 4.0 vpsubw %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 45. 1 0.0 0.0 0.0 vpsubw %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 46. 1 0.0 0.0 3.0 vpsubb %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 46. 1 0.0 0.0 0.0 vpsubb %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 47. 1 0.0 0.0 4.0 vpsubd %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 47. 1 0.0 0.0 0.0 vpsubd %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 48. 1 0.0 0.0 3.0 vpsubq %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 48. 1 0.0 0.0 0.0 vpsubq %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 49. 1 0.0 0.0 4.0 vpsubw %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 49. 1 0.0 0.0 0.0 vpsubw %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 50. 1 0.0 0.0 3.0 andnps %xmm0, %xmm0			# CHECK-NEXT: 50. 1 0.0 0.0 0.0 andnps %xmm0, %xmm0
	# CHECK-NEXT: 51. 1 0.0 0.0 4.0 andnpd %xmm1, %xmm1			# CHECK-NEXT: 51. 1 0.0 0.0 0.0 andnpd %xmm1, %xmm1
	# CHECK-NEXT: 52. 1 0.0 0.0 3.0 vandnps %xmm2, %xmm2, %xmm2			# CHECK-NEXT: 52. 1 0.0 0.0 0.0 vandnps %xmm2, %xmm2, %xmm2
	# CHECK-NEXT: 53. 1 0.0 0.0 4.0 vandnpd %xmm1, %xmm1, %xmm1			# CHECK-NEXT: 53. 1 0.0 0.0 0.0 vandnpd %xmm1, %xmm1, %xmm1
	# CHECK-NEXT: 54. 1 0.0 0.0 3.0 pandn %mm2, %mm2			# CHECK-NEXT: 54. 1 0.0 0.0 0.0 pandn %mm2, %mm2
	# CHECK-NEXT: 55. 1 0.0 0.0 4.0 pandn %xmm2, %xmm2			# CHECK-NEXT: 55. 1 0.0 0.0 0.0 pandn %xmm2, %xmm2
	# CHECK-NEXT: 56. 1 0.0 0.0 3.0 vpandn %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 56. 1 0.0 0.0 0.0 vpandn %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 57. 1 0.0 0.0 4.0 vandnps %xmm2, %xmm2, %xmm5			# CHECK-NEXT: 57. 1 0.0 0.0 0.0 vandnps %xmm2, %xmm2, %xmm5
	# CHECK-NEXT: 58. 1 0.0 0.0 3.0 vandnpd %xmm1, %xmm1, %xmm5			# CHECK-NEXT: 58. 1 0.0 0.0 0.0 vandnpd %xmm1, %xmm1, %xmm5
	# CHECK-NEXT: 59. 1 0.0 0.0 4.0 vpandn %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 59. 1 0.0 0.0 0.0 vpandn %xmm3, %xmm3, %xmm5
	# CHECK-NEXT: 60. 1 0.0 0.0 3.0 xorps %xmm0, %xmm0			# CHECK-NEXT: 60. 1 0.0 0.0 0.0 xorps %xmm0, %xmm0
	# CHECK-NEXT: 61. 1 0.0 0.0 4.0 xorpd %xmm1, %xmm1			# CHECK-NEXT: 61. 1 0.0 0.0 0.0 xorpd %xmm1, %xmm1
	# CHECK-NEXT: 62. 1 0.0 0.0 3.0 vxorps %xmm2, %xmm2, %xmm2			# CHECK-NEXT: 62. 1 0.0 0.0 0.0 vxorps %xmm2, %xmm2, %xmm2
	# CHECK-NEXT: 63. 1 0.0 0.0 4.0 vxorpd %xmm1, %xmm1, %xmm1			# CHECK-NEXT: 63. 1 0.0 0.0 0.0 vxorpd %xmm1, %xmm1, %xmm1
	# CHECK-NEXT: 64. 1 0.0 0.0 3.0 pxor %mm2, %mm2			# CHECK-NEXT: 64. 1 0.0 0.0 0.0 pxor %mm2, %mm2
	# CHECK-NEXT: 65. 1 0.0 0.0 4.0 pxor %xmm2, %xmm2			# CHECK-NEXT: 65. 1 0.0 0.0 0.0 pxor %xmm2, %xmm2
	# CHECK-NEXT: 66. 1 0.0 0.0 3.0 vpxor %xmm3, %xmm3, %xmm3			# CHECK-NEXT: 66. 1 0.0 0.0 0.0 vpxor %xmm3, %xmm3, %xmm3
	# CHECK-NEXT: 67. 1 0.0 0.0 4.0 vxorps %xmm4, %xmm4, %xmm5			# CHECK-NEXT: 67. 1 0.0 0.0 0.0 vxorps %xmm4, %xmm4, %xmm5
	# CHECK-NEXT: 68. 1 0.0 0.0 3.0 vxorpd %xmm1, %xmm1, %xmm3			# CHECK-NEXT: 68. 1 0.0 0.0 0.0 vxorpd %xmm1, %xmm1, %xmm3
	# CHECK-NEXT: 69. 1 0.0 0.0 4.0 vpxor %xmm3, %xmm3, %xmm5			# CHECK-NEXT: 69. 1 0.0 0.0 0.0 vpxor %xmm3, %xmm3, %xmm5