This is an archive of the discontinued LLVM Phabricator instance.

Differential D42746

MIR PhysReg sigil change from '%' to '$'
ClosedPublic

Authored by plotfi on Jan 31 2018, 10:08 AM.

Details

Reviewers
qcolombet
MatzeB
bogner
thegameg
Summary

This is the patch to change the sigil for MIR physical registers to using '$' so that we don't have name conflicts with named vregs that will be coming in the future,

Diff Detail

Repository
rL LLVM

Event Timeline

plotfi created this revision.Jan 31 2018, 10:08 AM
Herald added subscribers: llvm-commits, eraman, javed.absar and 4 others. · View Herald TranscriptJan 31 2018, 10:08 AM
MatzeB added a reviewer: thegameg.Jan 31 2018, 10:23 AM
MatzeB accepted this revision.Jan 31 2018, 10:28 AM

Thanks for doing all the testcase fixup work!

LGTM with some nitpicks addressed:

  • Probably a good idea to include a link to the mailing list discussion in the commit message
lib/CodeGen/MIRParser/MILexer.cpp
413–434

You could split this into maybeLexPhysicalRegister() and maybeLexVirtualRegister(), given that there is no shared logic anymore between the two cases.

This revision is now accepted and ready to land.Jan 31 2018, 10:28 AM
thegameg accepted this revision.Jan 31 2018, 10:55 AM

Thanks!

I think MIRLangRef needs to be updated, but other than that, LGTM!

lib/CodeGen/MIRParser/MILexer.cpp
422

The plan is to turn this on at some point?

thegameg added a comment.Feb 26 2018, 7:28 AM

Hey @plotfi, could you update MIRLangRef with your changes please?

plotfi closed this revision.Apr 9 2018, 9:49 AM

Large Diff

This large diff affects 958 files. Files without inline comments have been collapsed. Expand All Files

Revision Contents

PathSize
lib/
CodeGen/
MIRParser/
23 lines
6 lines
test/
CodeGen/
AArch64/
GlobalISel/
6 lines
74 lines
554 lines
286 lines
22 lines
114 lines
12 lines
24 lines
8 lines
2 lines
22 lines
110 lines
18 lines
40 lines
22 lines
20 lines
40 lines
34 lines
28 lines
18 lines
4 lines
78 lines
46 lines
18 lines
20 lines
128 lines
14 lines
10 lines
68 lines
112 lines
26 lines
2 lines
50 lines
10 lines
44 lines
122 lines
30 lines
84 lines
22 lines
94 lines
14 lines
2 lines
2 lines
4 lines
14 lines
10 lines
8 lines
72 lines
12 lines
10 lines
12 lines
262 lines
4 lines
112 lines
462 lines
10 lines
100 lines
6 lines
20 lines
24 lines
20 lines
24 lines
22 lines
18 lines
220 lines
10 lines
12 lines
4 lines
16 lines
100 lines
60 lines
2 lines
14 lines
14 lines
206 lines
12 lines
18 lines
10 lines
20 lines
12 lines
152 lines
30 lines
64 lines
108 lines
58 lines
2 lines
2 lines
4 lines
6 lines
66 lines
4 lines
106 lines
6 lines
4 lines
14 lines
18 lines
30 lines
306 lines
16 lines
16 lines
144 lines
10 lines
206 lines
22 lines
374 lines
42 lines
188 lines
18 lines
14 lines
424 lines
8 lines
2 lines
136 lines
108 lines
16 lines
46 lines
16 lines
AMDGPU/
GlobalISel/
8 lines
24 lines
10 lines
20 lines
12 lines
12 lines
8 lines
4 lines
8 lines
12 lines
10 lines
12 lines
8 lines
12 lines
12 lines
252 lines
360 lines
162 lines
26 lines
6 lines
18 lines
366 lines
20 lines
4 lines
26 lines
130 lines
28 lines
44 lines
38 lines
20 lines
186 lines
112 lines
12 lines
8 lines
4 lines
32 lines
10 lines
8 lines
32 lines
198 lines
38 lines
16 lines
2 lines
2 lines
170 lines
46 lines
60 lines
62 lines
62 lines
22 lines
20 lines
74 lines
62 lines
12 lines
94 lines
438 lines
20 lines
92 lines
44 lines
18 lines
8 lines
66 lines
2 lines
16 lines
152 lines
14 lines
60 lines
468 lines
44 lines
96 lines
42 lines
24 lines
4 lines
170 lines
14 lines
2 lines
24 lines
36 lines
8 lines
2 lines
12 lines
6 lines
62 lines
104 lines
84 lines
48 lines
20 lines
14 lines
36 lines
30 lines
ARM/
4 lines
96 lines
GlobalISel/
22 lines
1140 lines
586 lines
880 lines
230 lines
336 lines
1574 lines
94 lines
398 lines
412 lines
416 lines
40 lines
56 lines
24 lines
14 lines
2 lines
Windows/
2 lines
30 lines
36 lines
18 lines
170 lines
2 lines
4 lines
48 lines
122 lines
6 lines
16 lines
28 lines
8 lines
10 lines
24 lines
20 lines
20 lines
10 lines
24 lines
68 lines
50 lines
40 lines
64 lines
20 lines
84 lines
80 lines
90 lines
24 lines
34 lines
2 lines
60 lines
30 lines
20 lines
BPF/
2 lines
Hexagon/
10 lines
18 lines
12 lines
26 lines
16 lines
34 lines
66 lines
20 lines
8 lines
22 lines
4 lines
6 lines
30 lines
14 lines
2 lines
18 lines
20 lines
10 lines
8 lines
24 lines
24 lines
34 lines
6 lines
22 lines
28 lines
44 lines
10 lines
14 lines
40 lines
30 lines
16 lines
8 lines
16 lines
12 lines
20 lines
6 lines
2 lines
46 lines
6 lines
12 lines
10 lines
8 lines
Lanai/
300 lines
MIR/
AArch64/
4 lines
4 lines
32 lines
6 lines
4 lines
4 lines
4 lines
6 lines
2 lines
12 lines
8 lines
10 lines
28 lines
4 lines
AMDGPU/
38 lines
38 lines
46 lines
8 lines
80 lines
ARM/
62 lines
68 lines
26 lines
6 lines
18 lines
Hexagon/
4 lines
26 lines
Mips/
28 lines
76 lines
PowerPC/
12 lines
X86/
24 lines
24 lines
18 lines
40 lines
4 lines
48 lines
4 lines
12 lines
26 lines
52 lines
6 lines
10 lines
44 lines
12 lines
12 lines
22 lines
16 lines
16 lines
18 lines
6 lines
22 lines
6 lines
10 lines
10 lines
6 lines
6 lines
8 lines
10 lines
16 lines
8 lines
4 lines
8 lines
6 lines
10 lines
16 lines
40 lines
4 lines
18 lines
10 lines
4 lines
8 lines
16 lines
20 lines
4 lines
8 lines
30 lines
8 lines
8 lines
10 lines
8 lines
10 lines
34 lines
12 lines
6 lines
6 lines
32 lines
36 lines
16 lines
20 lines
8 lines
72 lines
16 lines
30 lines
28 lines
28 lines
4 lines
8 lines
10 lines
72 lines
34 lines
20 lines
4 lines
4 lines
10 lines
8 lines
8 lines
20 lines
24 lines
4 lines
2 lines
282 lines
12 lines
6 lines
4 lines
8 lines
8 lines
70 lines
8 lines
16 lines
2 lines
2 lines
16 lines
8 lines
6 lines
12 lines
20 lines
6 lines
6 lines
6 lines
16 lines
12 lines
8 lines
10 lines
2 lines
20 lines
20 lines
16 lines
34 lines
10 lines
6 lines
14 lines
4 lines
8 lines
6 lines
6 lines
34 lines
8 lines
6 lines
8 lines
6 lines
4 lines
10 lines
12 lines
6 lines
10 lines
4 lines
2 lines
8 lines
8 lines
46 lines
Mips/
compactbranches/
98 lines
24 lines
instverify/
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
10 lines
14 lines
14 lines
14 lines
llvm-ir/
4 lines
mirparser/
120 lines
28 lines
26 lines
78 lines
msa/
180 lines
2 lines
PowerPC/
52 lines
2 lines
52 lines
2 lines
2 lines
110 lines
340 lines
1344 lines
8 lines
2 lines
18 lines
20 lines
22 lines
22 lines
24 lines
18 lines
18 lines
22 lines
36 lines
16 lines
2 lines
54 lines
8 lines
14 lines
26 lines
4 lines
264 lines
18 lines
16 lines
SystemZ/
90 lines
212 lines
12 lines
8 lines
20 lines
112 lines
32 lines
6 lines
4 lines
10 lines
2 lines
Thumb/
24 lines
82 lines
Thumb2/
32 lines
52 lines
46 lines
X86/
2 lines
2 lines
2 lines
8 lines
GlobalISel/
10 lines
2 lines
4 lines
4 lines
450 lines
24 lines
40 lines
78 lines
26 lines
40 lines
20 lines
90 lines
42 lines
168 lines
342 lines
36 lines
36 lines
36 lines
14 lines
36 lines
18 lines
36 lines
4 lines
58 lines
54 lines
54 lines
54 lines
36 lines
168 lines
16 lines
16 lines
16 lines
24 lines
36 lines
14 lines
14 lines
804 lines
54 lines
40 lines
40 lines
72 lines
22 lines
100 lines
80 lines
28 lines
26 lines
30 lines
312 lines
66 lines
84 lines
100 lines
204 lines
36 lines
56 lines
84 lines
68 lines
84 lines
84 lines
14 lines
84 lines
16 lines
8 lines
92 lines
128 lines
6 lines
36 lines
96 lines
816 lines
92 lines
112 lines
56 lines
12 lines
16 lines
60 lines
270 lines
80 lines
168 lines
40 lines
40 lines
72 lines
60 lines
84 lines
24 lines
18 lines
16 lines
80 lines
10 lines
8 lines
10 lines
8 lines
10 lines
2 lines
4 lines
2 lines
2 lines
8 lines
2 lines
12 lines
2 lines
4 lines
56 lines
4 lines
26 lines
2 lines
6 lines
12 lines
12 lines
4 lines
24 lines
8 lines
8 lines
12 lines
2 lines
14 lines
2 lines
152 lines
62 lines
4 lines
20 lines
144 lines
2 lines
38 lines
24 lines
126 lines
2 lines
78 lines
30 lines
64 lines
12 lines
10 lines
avx512-shuffles/
10 lines
30 lines
88 lines
6 lines
16 lines
16 lines
42 lines
24 lines
16 lines
12 lines
4 lines
16 lines
8 lines
16 lines
52 lines
8 lines
300 lines
2318 lines
64 lines
102 lines
46 lines
36 lines
18 lines
28 lines
6 lines
2 lines
102 lines
46 lines
40 lines
14 lines
32 lines
24 lines
22 lines
4 lines
8 lines
14 lines
8 lines
14 lines
8 lines
68 lines
2 lines
8 lines
2 lines
4 lines
18 lines
30 lines
2 lines
2 lines
4 lines
34 lines
4 lines
36 lines
274 lines
12 lines
22 lines
9132 lines
24 lines
50 lines
4 lines
8 lines
36 lines
16 lines
24 lines
2 lines
70 lines
32 lines
40 lines
14 lines
2 lines
96 lines
96 lines
92 lines
96 lines
2 lines
6 lines
748 lines
4 lines
4 lines
6 lines
2 lines
2 lines
2 lines
8 lines
16 lines
30 lines
306 lines
182 lines
372 lines
6 lines
12 lines
6 lines
4 lines
192 lines
6 lines
28 lines
110 lines
54 lines
8 lines
2 lines
80 lines
180 lines
190 lines
48 lines
6 lines
212 lines
14 lines
26 lines
20 lines
66 lines
4 lines
16 lines
8 lines
126 lines
2 lines
94 lines
4 lines
2 lines
4 lines
6 lines
2 lines
4 lines
2 lines
14 lines
4 lines
8 lines
2 lines
28 lines
2 lines
4 lines
2 lines
24 lines
4 lines
48 lines
4 lines
4 lines
2 lines
2 lines
4 lines
8 lines
30 lines
30 lines
12 lines
40 lines
12 lines
12 lines
4 lines
4 lines
8 lines
4 lines
4 lines
50 lines
10 lines
2 lines
12 lines
20 lines
36 lines
112 lines
58 lines
52 lines
2 lines
60 lines
2 lines
8 lines
10 lines
20 lines
6 lines
2 lines
4 lines
22 lines
2 lines
12 lines
16 lines
8 lines
102 lines
8 lines
2 lines
2 lines
4 lines
2 lines
186 lines
48 lines
48 lines
20 lines
16 lines
36 lines
36 lines
48 lines
4 lines
118 lines
16 lines
16 lines
18 lines
16 lines
38 lines
38 lines
28 lines
38 lines
28 lines
24 lines
10 lines
20 lines
10 lines
6 lines
4 lines
12 lines
84 lines
24 lines
52 lines
228 lines
72 lines
150 lines
34 lines
34 lines
30 lines
48 lines
20 lines
16 lines
2 lines
4 lines
8 lines
2 lines
70 lines
36 lines
2 lines
4 lines
2 lines
10 lines
4 lines
2 lines
4 lines
8 lines
DebugInfo/
ARM/
2 lines
4 lines
2 lines
COFF/
20 lines
6 lines
18 lines
22 lines
MIR/
AArch64/
60 lines
78 lines
ARM/
52 lines
52 lines
52 lines
Mips/
48 lines
X86/
22 lines
26 lines
204 lines
142 lines
242 lines
102 lines
30 lines
32 lines
108 lines
14 lines
14 lines
10 lines
MSP430/
8 lines
X86/
10 lines
4 lines
2 lines
4 lines
2 lines
2 lines
2 lines
2 lines
2 lines
28 lines
2 lines
2 lines
18 lines
2 lines
6 lines
10 lines
4 lines
4 lines
4 lines
6 lines
2 lines
Verifier/
8 lines
unittests/
CodeGen/
GlobalISel/
6 lines
2 lines
2 lines
MI/
12 lines

Diff 132204

lib/CodeGen/MIRParser/MILexer.cpp

Context not available.
return isIdentifierChar(C) && C != '.'; return isIdentifierChar(C) && C != '.';
} }
static Cursor maybeLexRegister(Cursor C, MIToken &Token) { static Cursor maybeLexRegister(Cursor C, MIToken &Token,
if (C.peek() != '%') ErrorCallbackType ErrorCallback) {
if (C.peek() != '%' && C.peek() != '$')
return None; return None;
if (isdigit(C.peek(1)))
return lexVirtualRegister(C, Token); if (C.peek() == '%') {
if (isdigit(C.peek(1)))
return lexVirtualRegister(C, Token);
// ErrorCallback(Token.location(), "Named vregs are not yet supported.");
thegamegUnsubmitted
Not Done
ReplyInline Actions

The plan is to turn this on at some point?

thegameg: The plan is to turn this on at some point?
return None;
}
assert(C.peek() == '$');
auto Range = C; auto Range = C;
C.advance(); // Skip '%' C.advance(); // Skip '$'
while (isRegisterChar(C.peek())) while (isRegisterChar(C.peek()))
C.advance(); C.advance();
Token.reset(MIToken::NamedRegister, Range.upto(C)) Token.reset(MIToken::NamedRegister, Range.upto(C))
.setStringValue(Range.upto(C).drop_front(1)); // Drop the '%' .setStringValue(Range.upto(C).drop_front(1)); // Drop the '$'
return C; return C;
} }
MatzeBUnsubmitted
Not Done
ReplyInline Actions

You could split this into maybeLexPhysicalRegister() and maybeLexVirtualRegister(), given that there is no shared logic anymore between the two cases.

MatzeB: You could split this into `maybeLexPhysicalRegister()` and `maybeLexVirtualRegister()`, given…
Context not available.
return R.remaining(); return R.remaining();
if (Cursor R = maybeLexIRValue(C, Token, ErrorCallback)) if (Cursor R = maybeLexIRValue(C, Token, ErrorCallback))
return R.remaining(); return R.remaining();
if (Cursor R = maybeLexRegister(C, Token)) if (Cursor R = maybeLexRegister(C, Token, ErrorCallback))
return R.remaining(); return R.remaining();
if (Cursor R = maybeLexGlobalValue(C, Token, ErrorCallback)) if (Cursor R = maybeLexGlobalValue(C, Token, ErrorCallback))
return R.remaining(); return R.remaining();
Context not available.

lib/CodeGen/TargetRegisterInfo.cpp

test/CodeGen/AArch64/GlobalISel/arm64-callingconv-ios.ll

test/CodeGen/AArch64/GlobalISel/arm64-callingconv.ll

test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll

test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir

test/CodeGen/AArch64/GlobalISel/call-translator-ios.ll

test/CodeGen/AArch64/GlobalISel/call-translator.ll

test/CodeGen/AArch64/GlobalISel/debug-insts.ll

test/CodeGen/AArch64/GlobalISel/dynamic-alloca.ll

test/CodeGen/AArch64/GlobalISel/fp128-legalize-crash-pr35690.mir

test/CodeGen/AArch64/GlobalISel/irtranslator-bitcast.ll

test/CodeGen/AArch64/GlobalISel/irtranslator-exceptions.ll

test/CodeGen/AArch64/GlobalISel/legalize-add.mir

test/CodeGen/AArch64/GlobalISel/legalize-and.mir

test/CodeGen/AArch64/GlobalISel/legalize-atomicrmw.mir

test/CodeGen/AArch64/GlobalISel/legalize-cmp.mir

test/CodeGen/AArch64/GlobalISel/legalize-cmpxchg-with-success.mir

test/CodeGen/AArch64/GlobalISel/legalize-cmpxchg.mir

test/CodeGen/AArch64/GlobalISel/legalize-combines.mir

test/CodeGen/AArch64/GlobalISel/legalize-constant.mir

test/CodeGen/AArch64/GlobalISel/legalize-div.mir

test/CodeGen/AArch64/GlobalISel/legalize-exceptions.ll

test/CodeGen/AArch64/GlobalISel/legalize-ext.mir

test/CodeGen/AArch64/GlobalISel/legalize-extracts.mir

test/CodeGen/AArch64/GlobalISel/legalize-fcmp.mir

test/CodeGen/AArch64/GlobalISel/legalize-fneg.mir

test/CodeGen/AArch64/GlobalISel/legalize-fptoi.mir

test/CodeGen/AArch64/GlobalISel/legalize-gep.mir

test/CodeGen/AArch64/GlobalISel/legalize-ignore-non-generic.mir

test/CodeGen/AArch64/GlobalISel/legalize-inserts.mir

test/CodeGen/AArch64/GlobalISel/legalize-itofp.mir

test/CodeGen/AArch64/GlobalISel/legalize-load-store.mir

test/CodeGen/AArch64/GlobalISel/legalize-merge-values.mir

test/CodeGen/AArch64/GlobalISel/legalize-mul.mir

test/CodeGen/AArch64/GlobalISel/legalize-nonpowerof2eltsvec.mir

test/CodeGen/AArch64/GlobalISel/legalize-or.mir

test/CodeGen/AArch64/GlobalISel/legalize-phi.mir

test/CodeGen/AArch64/GlobalISel/legalize-pow.mir

test/CodeGen/AArch64/GlobalISel/legalize-rem.mir

test/CodeGen/AArch64/GlobalISel/legalize-shift.mir

test/CodeGen/AArch64/GlobalISel/legalize-simple.mir

test/CodeGen/AArch64/GlobalISel/legalize-sub.mir

test/CodeGen/AArch64/GlobalISel/legalize-undef.mir

test/CodeGen/AArch64/GlobalISel/legalize-unmerge-values.mir

test/CodeGen/AArch64/GlobalISel/legalize-vaarg.mir

test/CodeGen/AArch64/GlobalISel/legalize-xor.mir

test/CodeGen/AArch64/GlobalISel/localizer-in-O0-pipeline.mir

test/CodeGen/AArch64/GlobalISel/localizer.mir

test/CodeGen/AArch64/GlobalISel/machine-cse-mid-pipeline.mir

test/CodeGen/AArch64/GlobalISel/no-regclass.mir

test/CodeGen/AArch64/GlobalISel/reg-bank-128bit.mir

test/CodeGen/AArch64/GlobalISel/regbankselect-dbg-value.mir

test/CodeGen/AArch64/GlobalISel/regbankselect-default.mir

test/CodeGen/AArch64/GlobalISel/regbankselect-reg_sequence.mir

test/CodeGen/AArch64/GlobalISel/select-atomicrmw.mir

test/CodeGen/AArch64/GlobalISel/select-binop.mir

test/CodeGen/AArch64/GlobalISel/select-bitcast-bigendian.mir

test/CodeGen/AArch64/GlobalISel/select-bitcast.mir

test/CodeGen/AArch64/GlobalISel/select-br.mir

test/CodeGen/AArch64/GlobalISel/select-bswap.mir

test/CodeGen/AArch64/GlobalISel/select-cbz.mir

test/CodeGen/AArch64/GlobalISel/select-cmpxchg.mir

test/CodeGen/AArch64/GlobalISel/select-constant.mir

test/CodeGen/AArch64/GlobalISel/select-dbg-value.mir

test/CodeGen/AArch64/GlobalISel/select-fma.mir

test/CodeGen/AArch64/GlobalISel/select-fp-casts.mir

test/CodeGen/AArch64/GlobalISel/select-gv-cmodel-large.mir

test/CodeGen/AArch64/GlobalISel/select-imm.mir

test/CodeGen/AArch64/GlobalISel/select-implicit-def.mir

test/CodeGen/AArch64/GlobalISel/select-insert-extract.mir

test/CodeGen/AArch64/GlobalISel/select-int-ext.mir

test/CodeGen/AArch64/GlobalISel/select-int-ptr-casts.mir

test/CodeGen/AArch64/GlobalISel/select-intrinsic-aarch64-hint.mir

test/CodeGen/AArch64/GlobalISel/select-intrinsic-aarch64-sdiv.mir

test/CodeGen/AArch64/GlobalISel/select-intrinsic-crypto-aesmc.mir

test/CodeGen/AArch64/GlobalISel/select-load.mir

test/CodeGen/AArch64/GlobalISel/select-mul.mir

test/CodeGen/AArch64/GlobalISel/select-muladd.mir

test/CodeGen/AArch64/GlobalISel/select-neon-vcvtfxu2fp.mir

test/CodeGen/AArch64/GlobalISel/select-phi.mir

test/CodeGen/AArch64/GlobalISel/select-pr32733.mir

test/CodeGen/AArch64/GlobalISel/select-store.mir

test/CodeGen/AArch64/GlobalISel/select-trunc.mir

test/CodeGen/AArch64/GlobalISel/select-xor.mir

test/CodeGen/AArch64/GlobalISel/select.mir

test/CodeGen/AArch64/GlobalISel/translate-gep.ll

test/CodeGen/AArch64/GlobalISel/varargs-ios-translator.ll

test/CodeGen/AArch64/GlobalISel/vastart.ll

test/CodeGen/AArch64/GlobalISel/verify-regbankselected.mir

test/CodeGen/AArch64/GlobalISel/verify-selected.mir

test/CodeGen/AArch64/aarch64-combine-fmul-fsub.mir

test/CodeGen/AArch64/arm64-csldst-mmo.ll

test/CodeGen/AArch64/arm64-ldst-unscaled-pre-post.mir

test/CodeGen/AArch64/arm64-misched-memdep-bug.ll

test/CodeGen/AArch64/arm64-misched-multimmo.ll

test/CodeGen/AArch64/arm64-regress-opt-cmp.mir

test/CodeGen/AArch64/ccmp-successor-probs.mir

test/CodeGen/AArch64/cfi_restore.mir

test/CodeGen/AArch64/falkor-hwpf-fix.mir

test/CodeGen/AArch64/ldst-opt-aa.mir

test/CodeGen/AArch64/ldst-opt-zr-clobber.mir

test/CodeGen/AArch64/ldst-opt.mir

test/CodeGen/AArch64/live-interval-analysis.mir

test/CodeGen/AArch64/loh.mir

test/CodeGen/AArch64/machine-combiner.mir

test/CodeGen/AArch64/machine-copy-remove.mir

test/CodeGen/AArch64/machine-dead-copy.mir

test/CodeGen/AArch64/machine-outliner.mir

test/CodeGen/AArch64/machine-scheduler.mir

test/CodeGen/AArch64/machine-sink-zr.mir

test/CodeGen/AArch64/machine-zero-copy-remove.mir

test/CodeGen/AArch64/movimm-wzr.mir

test/CodeGen/AArch64/phi-dbg.ll

test/CodeGen/AArch64/reg-scavenge-frame.mir

test/CodeGen/AArch64/regcoal-physreg.mir

test/CodeGen/AArch64/scheduledag-constreg.mir

test/CodeGen/AArch64/spill-fold.mir

test/CodeGen/AArch64/spill-undef.mir

test/CodeGen/AMDGPU/GlobalISel/inst-select-load-flat.mir

test/CodeGen/AMDGPU/GlobalISel/inst-select-load-smrd.mir

test/CodeGen/AMDGPU/GlobalISel/inst-select-store-flat.mir

test/CodeGen/AMDGPU/GlobalISel/irtranslator-amdgpu_vs.ll

test/CodeGen/AMDGPU/GlobalISel/legalize-add.mir

test/CodeGen/AMDGPU/GlobalISel/legalize-and.mir

test/CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir

test/CodeGen/AMDGPU/GlobalISel/legalize-constant.mir

test/CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir

test/CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir

test/CodeGen/AMDGPU/GlobalISel/legalize-icmp.mir

test/CodeGen/AMDGPU/GlobalISel/legalize-or.mir

test/CodeGen/AMDGPU/GlobalISel/legalize-select.mir

test/CodeGen/AMDGPU/GlobalISel/legalize-shl.mir

test/CodeGen/AMDGPU/GlobalISel/regbankselect.mir

test/CodeGen/AMDGPU/break-smem-soft-clauses.mir

test/CodeGen/AMDGPU/break-vmem-soft-clauses.mir

test/CodeGen/AMDGPU/clamp-omod-special-case.mir

test/CodeGen/AMDGPU/cluster-flat-loads-postra.mir

test/CodeGen/AMDGPU/cluster-flat-loads.mir

test/CodeGen/AMDGPU/coalescer-subreg-join.mir

test/CodeGen/AMDGPU/constant-fold-imm-immreg.mir

test/CodeGen/AMDGPU/dead_copy.mir

test/CodeGen/AMDGPU/debug-value2.ll

test/CodeGen/AMDGPU/detect-dead-lanes.mir

test/CodeGen/AMDGPU/endpgm-dce.mir

test/CodeGen/AMDGPU/fix-vgpr-copies.mir

test/CodeGen/AMDGPU/fix-wwm-liveness.mir

test/CodeGen/AMDGPU/flat-load-clustering.mir

test/CodeGen/AMDGPU/fold-cndmask.mir

test/CodeGen/AMDGPU/fold-imm-f16-f32.mir

test/CodeGen/AMDGPU/fold-immediate-output-mods.mir

test/CodeGen/AMDGPU/fold-multiple.mir

test/CodeGen/AMDGPU/fold-operands-order.mir

test/CodeGen/AMDGPU/hazard-inlineasm.mir

test/CodeGen/AMDGPU/hazard.mir

test/CodeGen/AMDGPU/insert-skips-kill-uncond.mir

test/CodeGen/AMDGPU/insert-waits-callee.mir

test/CodeGen/AMDGPU/insert-waits-exp.mir

test/CodeGen/AMDGPU/inserted-wait-states.mir

test/CodeGen/AMDGPU/invert-br-undef-vcc.mir

test/CodeGen/AMDGPU/limit-coalesce.mir

test/CodeGen/AMDGPU/liveness.mir

test/CodeGen/AMDGPU/llvm.dbg.value.ll

test/CodeGen/AMDGPU/macro-fusion-cluster-vcc-uses.mir

test/CodeGen/AMDGPU/memory-legalizer-atomic-insert-end.mir

test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-atomics.mir

test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-1.mir

test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-2.mir

test/CodeGen/AMDGPU/merge-load-store-vreg.mir

test/CodeGen/AMDGPU/merge-load-store.mir

test/CodeGen/AMDGPU/merge-m0.mir

test/CodeGen/AMDGPU/misched-killflags.mir

test/CodeGen/AMDGPU/movrels-bug.mir

test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir

test/CodeGen/AMDGPU/optimize-if-exec-masking.mir

test/CodeGen/AMDGPU/readlane_exec0.mir

test/CodeGen/AMDGPU/reduce-saveexec.mir

test/CodeGen/AMDGPU/regcoal-subrange-join.mir

test/CodeGen/AMDGPU/regcoalesce-dbg.mir

test/CodeGen/AMDGPU/regcoalesce-prune.mir

test/CodeGen/AMDGPU/rename-independent-subregs-mac-operands.mir

test/CodeGen/AMDGPU/rename-independent-subregs.mir

test/CodeGen/AMDGPU/scalar-store-cache-flush.mir

test/CodeGen/AMDGPU/sched-crash-dbg-value.mir

test/CodeGen/AMDGPU/schedule-regpressure.mir

test/CodeGen/AMDGPU/sdwa-gfx9.mir

test/CodeGen/AMDGPU/sdwa-peephole-instr.mir

test/CodeGen/AMDGPU/sdwa-preserve.mir

test/CodeGen/AMDGPU/sdwa-scalar-ops.mir

test/CodeGen/AMDGPU/sdwa-vop2-64bit.mir

test/CodeGen/AMDGPU/sendmsg-m0-hazard.mir

test/CodeGen/AMDGPU/shrink-carry.mir

test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir

test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir

test/CodeGen/AMDGPU/si-instr-info-correct-implicit-operands.ll

test/CodeGen/AMDGPU/spill-empty-live-interval.mir

test/CodeGen/AMDGPU/splitkit.mir

test/CodeGen/AMDGPU/stack-slot-color-sgpr-vgpr-spills.mir

test/CodeGen/AMDGPU/subreg-intervals.mir

test/CodeGen/AMDGPU/subreg_interference.mir

test/CodeGen/AMDGPU/syncscopes.ll

test/CodeGen/AMDGPU/twoaddr-mad.mir

test/CodeGen/AMDGPU/undefined-physreg-sgpr-spill.mir

test/CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir

test/CodeGen/AMDGPU/vop-shrink-frame-index.mir

test/CodeGen/AMDGPU/vop-shrink-non-ssa.mir

test/CodeGen/AMDGPU/waitcnt-permute.mir

test/CodeGen/AMDGPU/waitcnt.mir

test/CodeGen/AMDGPU/wqm.mir

test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll

test/CodeGen/ARM/ARMLoadStoreDBG.mir

test/CodeGen/ARM/GlobalISel/arm-call-lowering.ll

test/CodeGen/ARM/GlobalISel/arm-instruction-select-cmp.mir

test/CodeGen/ARM/GlobalISel/arm-instruction-select-combos.mir

test/CodeGen/ARM/GlobalISel/arm-instruction-select.mir

test/CodeGen/ARM/GlobalISel/arm-irtranslator.ll

test/CodeGen/ARM/GlobalISel/arm-legalize-divmod.mir

test/CodeGen/ARM/GlobalISel/arm-legalize-fp.mir

test/CodeGen/ARM/GlobalISel/arm-legalize-vfp4.mir

test/CodeGen/ARM/GlobalISel/arm-legalizer.mir

test/CodeGen/ARM/GlobalISel/arm-param-lowering.ll

test/CodeGen/ARM/GlobalISel/arm-regbankselect.mir

test/CodeGen/ARM/GlobalISel/arm-select-globals-pic.mir

test/CodeGen/ARM/GlobalISel/arm-select-globals-ropi-rwpi.mir

test/CodeGen/ARM/GlobalISel/arm-select-globals-static.mir

test/CodeGen/ARM/GlobalISel/select-pr35926.mir

test/CodeGen/ARM/PR32721_ifcvt_triangle_unanalyzable.mir

test/CodeGen/ARM/Windows/vla-cpsr.ll

test/CodeGen/ARM/cmp1-peephole-thumb.mir

test/CodeGen/ARM/cmp2-peephole-thumb.mir

test/CodeGen/ARM/constant-islands-cfg.mir

test/CodeGen/ARM/dbg-range-extension.mir

test/CodeGen/ARM/debug-info-arg.ll

test/CodeGen/ARM/debug-info-branch-folding.ll

test/CodeGen/ARM/expand-pseudos.mir

test/CodeGen/ARM/fpoffset_overflow.mir

test/CodeGen/ARM/ifcvt_canFallThroughTo.mir

test/CodeGen/ARM/ifcvt_diamond_unanalyzable.mir

test/CodeGen/ARM/ifcvt_forked_diamond_unanalyzable.mir

test/CodeGen/ARM/ifcvt_simple_bad_zero_prob_succ.mir

test/CodeGen/ARM/ifcvt_simple_unanalyzable.mir

test/CodeGen/ARM/ifcvt_triangleWoCvtToNextEdge.mir

test/CodeGen/ARM/imm-peephole-arm.mir

test/CodeGen/ARM/imm-peephole-thumb.mir

test/CodeGen/ARM/load_store_opt_kill.mir

test/CodeGen/ARM/machine-copyprop.mir

test/CodeGen/ARM/misched-int-basic-thumb2.mir

test/CodeGen/ARM/misched-int-basic.mir

test/CodeGen/ARM/peephole-phi.mir

test/CodeGen/ARM/pei-swiftself.mir

test/CodeGen/ARM/prera-ldst-aliasing.mir

test/CodeGen/ARM/prera-ldst-insertpt.mir

test/CodeGen/ARM/scavenging.mir

test/CodeGen/ARM/sched-it-debug-nodes.mir

test/CodeGen/ARM/single-issue-r52.mir

test/CodeGen/ARM/tail-dup-bundle.mir

test/CodeGen/ARM/thumb1-ldst-opt.ll

test/CodeGen/ARM/v6-jumptable-clobber.mir

test/CodeGen/ARM/virtregrewriter-subregliveness.mir

test/CodeGen/ARM/vldm-liveness.mir

test/CodeGen/BPF/sockex2.ll

test/CodeGen/Hexagon/addrmode-globoff.mir

test/CodeGen/Hexagon/addrmode-keepdeadphis.mir

test/CodeGen/Hexagon/addrmode-rr-to-io.mir

test/CodeGen/Hexagon/anti-dep-partial.mir

test/CodeGen/Hexagon/bank-conflict-load.mir

test/CodeGen/Hexagon/branch-folder-hoist-kills.mir

test/CodeGen/Hexagon/branchfolder-insert-impdef.mir

test/CodeGen/Hexagon/cext-opt-basic.mir

test/CodeGen/Hexagon/cext-opt-numops.mir

test/CodeGen/Hexagon/cext-opt-range-assert.mir

test/CodeGen/Hexagon/cext-opt-range-offset.mir

test/CodeGen/Hexagon/duplex-addi-global-imm.mir

test/CodeGen/Hexagon/early-if-debug.mir

test/CodeGen/Hexagon/expand-condsets-def-undef.mir

test/CodeGen/Hexagon/expand-condsets-imm.mir

test/CodeGen/Hexagon/expand-condsets-impuse.mir

test/CodeGen/Hexagon/expand-condsets-rm-reg.mir

test/CodeGen/Hexagon/expand-condsets-same-inputs.mir

test/CodeGen/Hexagon/hwloop-redef-imm.mir

test/CodeGen/Hexagon/ifcvt-common-kill.mir

test/CodeGen/Hexagon/ifcvt-impuse-livein.mir

test/CodeGen/Hexagon/ifcvt-live-subreg.mir

test/CodeGen/Hexagon/invalid-dotnew-attempt.mir

test/CodeGen/Hexagon/livephysregs-add-pristines.mir

test/CodeGen/Hexagon/livephysregs-lane-masks.mir

test/CodeGen/Hexagon/livephysregs-lane-masks2.mir

test/CodeGen/Hexagon/mux-kill1.mir

test/CodeGen/Hexagon/mux-kill2.mir

test/CodeGen/Hexagon/mux-kill3.mir

test/CodeGen/Hexagon/newvaluejump-c4.mir

test/CodeGen/Hexagon/newvaluejump-kill2.mir

test/CodeGen/Hexagon/newvaluejump-solo.mir

test/CodeGen/Hexagon/packetize-load-store-aliasing.mir

test/CodeGen/Hexagon/packetize-nvj-no-prune.mir

test/CodeGen/Hexagon/post-ra-kill-update.mir

test/CodeGen/Hexagon/postinc-baseoffset.mir

test/CodeGen/Hexagon/rdf-ehlabel-live.mir

test/CodeGen/Hexagon/regalloc-bad-undef.mir

test/CodeGen/Hexagon/regalloc-liveout-undef.mir

test/CodeGen/Hexagon/target-flag-ext.mir

test/CodeGen/Hexagon/unreachable-mbb-phi-subreg.mir

test/CodeGen/Hexagon/vextract-basic.mir

test/CodeGen/Lanai/peephole-compare.mir

test/CodeGen/MIR/AArch64/addrspace-memoperands.mir

test/CodeGen/MIR/AArch64/atomic-memoperands.mir

test/CodeGen/MIR/AArch64/cfi.mir

test/CodeGen/MIR/AArch64/expected-target-flag-name.mir

test/CodeGen/MIR/AArch64/generic-virtual-registers-error.mir

test/CodeGen/MIR/AArch64/generic-virtual-registers-with-regbank-error.mir

test/CodeGen/MIR/AArch64/intrinsics.mir

test/CodeGen/MIR/AArch64/invalid-target-flag-name.mir

test/CodeGen/MIR/AArch64/invalid-target-memoperands.mir

test/CodeGen/MIR/AArch64/multiple-lhs-operands.mir

test/CodeGen/MIR/AArch64/register-operand-bank.mir

test/CodeGen/MIR/AArch64/swp.mir

test/CodeGen/MIR/AArch64/target-flags.mir

test/CodeGen/MIR/AArch64/target-memoperands.mir

test/CodeGen/MIR/AMDGPU/expected-target-index-name.mir

test/CodeGen/MIR/AMDGPU/invalid-target-index-operand.mir

test/CodeGen/MIR/AMDGPU/syncscopes.mir

test/CodeGen/MIR/AMDGPU/target-flags.mir

test/CodeGen/MIR/AMDGPU/target-index-operands.mir

test/CodeGen/MIR/ARM/bundled-instructions.mir

test/CodeGen/MIR/ARM/cfi-same-value.mir

test/CodeGen/MIR/ARM/expected-closing-brace.mir

test/CodeGen/MIR/ARM/extraneous-closing-brace-error.mir

test/CodeGen/MIR/ARM/nested-instruction-bundle-error.mir

test/CodeGen/MIR/Hexagon/parse-lane-masks.mir

test/CodeGen/MIR/Hexagon/target-flags.mir

test/CodeGen/MIR/Mips/expected-global-value-or-symbol-after-call-entry.mir

test/CodeGen/MIR/Mips/memory-operands.mir

test/CodeGen/MIR/PowerPC/unordered-implicit-registers.mir

test/CodeGen/MIR/X86/auto-successor.mir

test/CodeGen/MIR/X86/basic-block-liveins.mir

test/CodeGen/MIR/X86/basic-block-not-at-start-of-line-error.mir

test/CodeGen/MIR/X86/block-address-operands.mir

test/CodeGen/MIR/X86/branch-probabilities.mir

test/CodeGen/MIR/X86/callee-saved-info.mir

test/CodeGen/MIR/X86/cfi-def-cfa-offset.mir

test/CodeGen/MIR/X86/cfi-def-cfa-register.mir

test/CodeGen/MIR/X86/cfi-offset.mir

test/CodeGen/MIR/X86/constant-pool.mir

test/CodeGen/MIR/X86/dead-register-flag.mir

test/CodeGen/MIR/X86/def-register-already-tied-error.mir

test/CodeGen/MIR/X86/diexpr-win32.mir

test/CodeGen/MIR/X86/duplicate-memory-operand-flag.mir

test/CodeGen/MIR/X86/duplicate-register-flag-error.mir

test/CodeGen/MIR/X86/early-clobber-register-flag.mir

test/CodeGen/MIR/X86/expected-align-in-memory-operand.mir

test/CodeGen/MIR/X86/expected-alignment-after-align-in-memory-operand.mir

test/CodeGen/MIR/X86/expected-basic-block-at-start-of-body.mir

test/CodeGen/MIR/X86/expected-block-reference-in-blockaddress.mir

test/CodeGen/MIR/X86/expected-comma-after-cfi-register.mir

test/CodeGen/MIR/X86/expected-comma-after-memory-operand.mir

test/CodeGen/MIR/X86/expected-different-implicit-operand.mir

test/CodeGen/MIR/X86/expected-different-implicit-register-flag.mir

test/CodeGen/MIR/X86/expected-function-reference-after-blockaddress.mir

test/CodeGen/MIR/X86/expected-global-value-after-blockaddress.mir

test/CodeGen/MIR/X86/expected-integer-after-offset-sign.mir

test/CodeGen/MIR/X86/expected-integer-after-tied-def.mir

test/CodeGen/MIR/X86/expected-integer-in-successor-weight.mir

test/CodeGen/MIR/X86/expected-load-or-store-in-memory-operand.mir

test/CodeGen/MIR/X86/expected-machine-operand.mir

test/CodeGen/MIR/X86/expected-metadata-node-after-debug-location.mir

test/CodeGen/MIR/X86/expected-metadata-node-after-exclaim.mir

test/CodeGen/MIR/X86/expected-metadata-node-in-stack-object.mir

test/CodeGen/MIR/X86/expected-named-register-in-allocation-hint.mir

test/CodeGen/MIR/X86/expected-named-register-in-callee-saved-register.mir

test/CodeGen/MIR/X86/expected-named-register-livein.mir

test/CodeGen/MIR/X86/expected-newline-at-end-of-list.mir

test/CodeGen/MIR/X86/expected-number-after-bb.mir

test/CodeGen/MIR/X86/expected-offset-after-cfi-operand.mir

test/CodeGen/MIR/X86/expected-pointer-value-in-memory-operand.mir

test/CodeGen/MIR/X86/expected-positive-alignment-after-align.mir

test/CodeGen/MIR/X86/expected-register-after-cfi-operand.mir

test/CodeGen/MIR/X86/expected-register-after-flags.mir

test/CodeGen/MIR/X86/expected-size-integer-after-memory-operation.mir

test/CodeGen/MIR/X86/expected-stack-object.mir

test/CodeGen/MIR/X86/expected-subregister-after-colon.mir

test/CodeGen/MIR/X86/expected-target-flag-name.mir

test/CodeGen/MIR/X86/expected-tied-def-after-lparen.mir

test/CodeGen/MIR/X86/expected-value-in-memory-operand.mir

test/CodeGen/MIR/X86/expected-virtual-register-in-functions-livein.mir

test/CodeGen/MIR/X86/external-symbol-operands.mir

test/CodeGen/MIR/X86/fixed-stack-memory-operands.mir

test/CodeGen/MIR/X86/fixed-stack-object-redefinition-error.mir

test/CodeGen/MIR/X86/fixed-stack-objects.mir

test/CodeGen/MIR/X86/frame-info-save-restore-points.mir

test/CodeGen/MIR/X86/frame-info-stack-references.mir

test/CodeGen/MIR/X86/frame-setup-instruction-flag.mir

test/CodeGen/MIR/X86/function-liveins.mir

test/CodeGen/MIR/X86/generic-instr-type.mir

test/CodeGen/MIR/X86/global-value-operands.mir

test/CodeGen/MIR/X86/immediate-operands.mir

test/CodeGen/MIR/X86/implicit-register-flag.mir

test/CodeGen/MIR/X86/inline-asm-registers.mir

test/CodeGen/MIR/X86/instructions-debug-location.mir

test/CodeGen/MIR/X86/invalid-constant-pool-item.mir

test/CodeGen/MIR/X86/invalid-target-flag-name.mir

test/CodeGen/MIR/X86/invalid-tied-def-index-error.mir

test/CodeGen/MIR/X86/jump-table-info.mir

test/CodeGen/MIR/X86/jump-table-redefinition-error.mir

test/CodeGen/MIR/X86/killed-register-flag.mir

test/CodeGen/MIR/X86/large-cfi-offset-number-error.mir

test/CodeGen/MIR/X86/large-immediate-operand-error.mir

test/CodeGen/MIR/X86/large-index-number-error.mir

test/CodeGen/MIR/X86/large-offset-number-error.mir

test/CodeGen/MIR/X86/large-size-in-memory-operand-error.mir

test/CodeGen/MIR/X86/liveout-register-mask.mir

test/CodeGen/MIR/X86/machine-basic-block-operands.mir

test/CodeGen/MIR/X86/machine-instructions.mir

test/CodeGen/MIR/X86/machine-verifier.mir

test/CodeGen/MIR/X86/memory-operands.mir

test/CodeGen/MIR/X86/metadata-operands.mir

test/CodeGen/MIR/X86/missing-closing-quote.mir

test/CodeGen/MIR/X86/missing-comma.mir

test/CodeGen/MIR/X86/missing-implicit-operand.mir

test/CodeGen/MIR/X86/named-registers.mir

test/CodeGen/MIR/X86/newline-handling.mir

test/CodeGen/MIR/X86/null-register-operands.mir

test/CodeGen/MIR/X86/register-mask-operands.mir

test/CodeGen/MIR/X86/register-operand-class-invalid0.mir

test/CodeGen/MIR/X86/register-operand-class-invalid1.mir

test/CodeGen/MIR/X86/register-operand-class.mir

test/CodeGen/MIR/X86/register-operands-target-flag-error.mir

test/CodeGen/MIR/X86/renamable-register-flag.mir

test/CodeGen/MIR/X86/roundtrip.mir

test/CodeGen/MIR/X86/simple-register-allocation-hints.mir

test/CodeGen/MIR/X86/spill-slot-fixed-stack-objects.mir

test/CodeGen/MIR/X86/stack-object-invalid-name.mir

test/CodeGen/MIR/X86/stack-object-operand-name-mismatch-error.mir

test/CodeGen/MIR/X86/stack-object-operands.mir

test/CodeGen/MIR/X86/stack-object-redefinition-error.mir

test/CodeGen/MIR/X86/stack-objects.mir

test/CodeGen/MIR/X86/standalone-register-error.mir

test/CodeGen/MIR/X86/subreg-on-physreg.mir

test/CodeGen/MIR/X86/subregister-index-operands.mir

test/CodeGen/MIR/X86/subregister-operands.mir

test/CodeGen/MIR/X86/successor-basic-blocks-weights.mir

test/CodeGen/MIR/X86/successor-basic-blocks.mir

test/CodeGen/MIR/X86/tied-def-operand-invalid.mir

test/CodeGen/MIR/X86/tied-physical-regs-match.mir

test/CodeGen/MIR/X86/undef-register-flag.mir

test/CodeGen/MIR/X86/undefined-fixed-stack-object.mir

test/CodeGen/MIR/X86/undefined-global-value.mir

test/CodeGen/MIR/X86/undefined-ir-block-in-blockaddress.mir

test/CodeGen/MIR/X86/undefined-ir-block-slot-in-blockaddress.mir

test/CodeGen/MIR/X86/undefined-jump-table-id.mir

test/CodeGen/MIR/X86/undefined-named-global-value.mir

test/CodeGen/MIR/X86/undefined-stack-object.mir

test/CodeGen/MIR/X86/undefined-value-in-memory-operand.mir

test/CodeGen/MIR/X86/undefined-virtual-register.mir

test/CodeGen/MIR/X86/unexpected-type-phys.mir

test/CodeGen/MIR/X86/unknown-machine-basic-block.mir

test/CodeGen/MIR/X86/unknown-metadata-keyword.mir

test/CodeGen/MIR/X86/unknown-metadata-node.mir

test/CodeGen/MIR/X86/unknown-named-machine-basic-block.mir

test/CodeGen/MIR/X86/unknown-register.mir

test/CodeGen/MIR/X86/unknown-subregister-index-op.mir

test/CodeGen/MIR/X86/unknown-subregister-index.mir

test/CodeGen/MIR/X86/variable-sized-stack-objects.mir

test/CodeGen/MIR/X86/virtual-registers.mir

test/CodeGen/Mips/compactbranches/compact-branch-implicit-def.mir

test/CodeGen/Mips/compactbranches/empty-block.mir

test/CodeGen/Mips/instverify/dext-pos.mir

test/CodeGen/Mips/instverify/dext-size.mir

test/CodeGen/Mips/instverify/dextm-pos-size.mir

test/CodeGen/Mips/instverify/dextm-pos.mir

test/CodeGen/Mips/instverify/dextm-size.mir

test/CodeGen/Mips/instverify/dextu-pos-size.mir

test/CodeGen/Mips/instverify/dextu-pos.mir

test/CodeGen/Mips/instverify/dextu-size-valid.mir

test/CodeGen/Mips/instverify/dextu-size.mir

test/CodeGen/Mips/instverify/dins-pos-size.mir

test/CodeGen/Mips/instverify/dins-pos.mir

test/CodeGen/Mips/instverify/dins-size.mir

test/CodeGen/Mips/instverify/dinsm-pos-size.mir

test/CodeGen/Mips/instverify/dinsm-pos.mir

test/CodeGen/Mips/instverify/dinsm-size.mir

test/CodeGen/Mips/instverify/dinsu-pos-size.mir

test/CodeGen/Mips/instverify/dinsu-pos.mir

test/CodeGen/Mips/instverify/dinsu-size.mir

test/CodeGen/Mips/instverify/ext-pos-size.mir

test/CodeGen/Mips/instverify/ext-pos.mir

test/CodeGen/Mips/instverify/ext-size.mir

test/CodeGen/Mips/instverify/ins-pos-size.mir

test/CodeGen/Mips/instverify/ins-pos.mir

test/CodeGen/Mips/instverify/ins-size.mir

test/CodeGen/Mips/llvm-ir/call.ll

test/CodeGen/Mips/mirparser/target-flags-pic-mxgot-tls.mir

test/CodeGen/Mips/mirparser/target-flags-pic-o32.mir

test/CodeGen/Mips/mirparser/target-flags-pic.mir

test/CodeGen/Mips/mirparser/target-flags-static-tls.mir

test/CodeGen/Mips/msa/emergency-spill.mir

test/CodeGen/Mips/sll-micromips-r6-encoding.mir

test/CodeGen/PowerPC/aantidep-def-ec.mir

test/CodeGen/PowerPC/addegluecrash.ll

test/CodeGen/PowerPC/addisdtprelha-nonr3.mir

test/CodeGen/PowerPC/aggressive-anti-dep-breaker-subreg.ll

test/CodeGen/PowerPC/byval-agg-info.ll

test/CodeGen/PowerPC/convert-rr-to-ri-instrs-R0-special-handling.mir

test/CodeGen/PowerPC/convert-rr-to-ri-instrs-out-of-range.mir

test/CodeGen/PowerPC/convert-rr-to-ri-instrs.mir

test/CodeGen/PowerPC/debuginfo-split-int.ll

test/CodeGen/PowerPC/debuginfo-stackarg.ll

test/CodeGen/PowerPC/expand-isel-1.mir

test/CodeGen/PowerPC/expand-isel-10.mir

test/CodeGen/PowerPC/expand-isel-2.mir

test/CodeGen/PowerPC/expand-isel-3.mir

test/CodeGen/PowerPC/expand-isel-4.mir

test/CodeGen/PowerPC/expand-isel-5.mir

test/CodeGen/PowerPC/expand-isel-6.mir

test/CodeGen/PowerPC/expand-isel-7.mir

test/CodeGen/PowerPC/expand-isel-8.mir

test/CodeGen/PowerPC/expand-isel-9.mir

test/CodeGen/PowerPC/fp64-to-int16.ll

test/CodeGen/PowerPC/livephysregs.mir

test/CodeGen/PowerPC/no-rlwimi-trivial-commute.mir

test/CodeGen/PowerPC/opt-cmp-inst-cr0-live.ll

test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir

test/CodeGen/PowerPC/quadint-return.ll

test/CodeGen/PowerPC/scavenging.mir

test/CodeGen/PowerPC/tls_get_addr_fence1.mir

test/CodeGen/PowerPC/tls_get_addr_fence2.mir

test/CodeGen/SystemZ/RAbasic-invalid-LR-update.mir

test/CodeGen/SystemZ/clear-liverange-spillreg.mir

test/CodeGen/SystemZ/cond-move-04.mir

test/CodeGen/SystemZ/cond-move-05.mir

test/CodeGen/SystemZ/fp-cmp-07.mir

test/CodeGen/SystemZ/fp-conv-17.mir

test/CodeGen/SystemZ/load-and-test.mir

test/CodeGen/SystemZ/lower-copy-undef-src.mir

test/CodeGen/SystemZ/pr32505.ll

test/CodeGen/SystemZ/regalloc-fast-invalid-kill-flag.mir

test/CodeGen/SystemZ/store_nonbytesized_vecs.ll

test/CodeGen/Thumb/machine-cse-physreg.mir

test/CodeGen/Thumb/tbb-reuse.mir

test/CodeGen/Thumb2/ifcvt-neon-deprecated.mir

test/CodeGen/Thumb2/t2sizereduction.mir

test/CodeGen/Thumb2/tbb-removeadd.mir

test/CodeGen/X86/2006-11-17-IllegalMove.ll

test/CodeGen/X86/2010-05-28-Crash.ll

test/CodeGen/X86/2010-06-01-DeadArg-DbgInfo.ll

test/CodeGen/X86/3addr-or.ll

test/CodeGen/X86/GlobalISel/add-scalar.ll

test/CodeGen/X86/GlobalISel/ext-x86-64.ll

test/CodeGen/X86/GlobalISel/ext.ll

test/CodeGen/X86/GlobalISel/gep.ll

test/CodeGen/X86/GlobalISel/irtranslator-callingconv.ll

test/CodeGen/X86/GlobalISel/legalize-add-v128.mir

test/CodeGen/X86/GlobalISel/legalize-add-v256.mir

test/CodeGen/X86/GlobalISel/legalize-add-v512.mir

test/CodeGen/X86/GlobalISel/legalize-add.mir

test/CodeGen/X86/GlobalISel/legalize-and-scalar.mir

test/CodeGen/X86/GlobalISel/legalize-brcond.mir

test/CodeGen/X86/GlobalISel/legalize-cmp.mir

test/CodeGen/X86/GlobalISel/legalize-constant.mir

test/CodeGen/X86/GlobalISel/legalize-ext-x86-64.mir

test/CodeGen/X86/GlobalISel/legalize-ext.mir

test/CodeGen/X86/GlobalISel/legalize-fadd-scalar.mir

test/CodeGen/X86/GlobalISel/legalize-fdiv-scalar.mir

test/CodeGen/X86/GlobalISel/legalize-fmul-scalar.mir

test/CodeGen/X86/GlobalISel/legalize-fpext-scalar.mir

test/CodeGen/X86/GlobalISel/legalize-fsub-scalar.mir

test/CodeGen/X86/GlobalISel/legalize-insert-vec256.mir

test/CodeGen/X86/GlobalISel/legalize-insert-vec512.mir

test/CodeGen/X86/GlobalISel/legalize-memop-scalar.mir

test/CodeGen/X86/GlobalISel/legalize-mul-scalar.mir

test/CodeGen/X86/GlobalISel/legalize-mul-v128.mir

test/CodeGen/X86/GlobalISel/legalize-mul-v256.mir

test/CodeGen/X86/GlobalISel/legalize-mul-v512.mir

test/CodeGen/X86/GlobalISel/legalize-or-scalar.mir

test/CodeGen/X86/GlobalISel/legalize-phi.mir

test/CodeGen/X86/GlobalISel/legalize-sub-v128.mir

test/CodeGen/X86/GlobalISel/legalize-sub-v256.mir

test/CodeGen/X86/GlobalISel/legalize-sub-v512.mir

test/CodeGen/X86/GlobalISel/legalize-sub.mir

test/CodeGen/X86/GlobalISel/legalize-xor-scalar.mir

test/CodeGen/X86/GlobalISel/regbankselect-AVX2.mir

test/CodeGen/X86/GlobalISel/regbankselect-AVX512.mir

test/CodeGen/X86/GlobalISel/regbankselect-X86_64.mir

test/CodeGen/X86/GlobalISel/select-GV.mir

test/CodeGen/X86/GlobalISel/select-add-v128.mir

test/CodeGen/X86/GlobalISel/select-add-v256.mir

test/CodeGen/X86/GlobalISel/select-add-v512.mir

test/CodeGen/X86/GlobalISel/select-add-x32.mir

test/CodeGen/X86/GlobalISel/select-add.mir

test/CodeGen/X86/GlobalISel/select-and-scalar.mir

test/CodeGen/X86/GlobalISel/select-blsi.mir

test/CodeGen/X86/GlobalISel/select-blsr.mir

test/CodeGen/X86/GlobalISel/select-brcond.mir

test/CodeGen/X86/GlobalISel/select-cmp.mir

test/CodeGen/X86/GlobalISel/select-constant.mir

test/CodeGen/X86/GlobalISel/select-copy.mir

test/CodeGen/X86/GlobalISel/select-ext-x86-64.mir

test/CodeGen/X86/GlobalISel/select-ext.mir

test/CodeGen/X86/GlobalISel/select-extract-vec256.mir

test/CodeGen/X86/GlobalISel/select-extract-vec512.mir

test/CodeGen/X86/GlobalISel/select-fadd-scalar.mir

test/CodeGen/X86/GlobalISel/select-fconstant.mir

test/CodeGen/X86/GlobalISel/select-fdiv-scalar.mir

test/CodeGen/X86/GlobalISel/select-fmul-scalar.mir

test/CodeGen/X86/GlobalISel/select-fpext-scalar.mir

test/CodeGen/X86/GlobalISel/select-fsub-scalar.mir

test/CodeGen/X86/GlobalISel/select-gep.mir

test/CodeGen/X86/GlobalISel/select-inc.mir

test/CodeGen/X86/GlobalISel/select-insert-vec256.mir

test/CodeGen/X86/GlobalISel/select-insert-vec512.mir

test/CodeGen/X86/GlobalISel/select-intrinsic-x86-flags-read-u32.mir

test/CodeGen/X86/GlobalISel/select-leaf-constant.mir

test/CodeGen/X86/GlobalISel/select-memop-scalar-x32.mir

test/CodeGen/X86/GlobalISel/select-memop-scalar.mir

test/CodeGen/X86/GlobalISel/select-memop-v128.mir

test/CodeGen/X86/GlobalISel/select-memop-v256.mir

test/CodeGen/X86/GlobalISel/select-memop-v512.mir

test/CodeGen/X86/GlobalISel/select-merge-vec256.mir

test/CodeGen/X86/GlobalISel/select-merge-vec512.mir

test/CodeGen/X86/GlobalISel/select-mul-scalar.mir

test/CodeGen/X86/GlobalISel/select-mul-vec.mir

test/CodeGen/X86/GlobalISel/select-or-scalar.mir

test/CodeGen/X86/GlobalISel/select-phi.mir

test/CodeGen/X86/GlobalISel/select-sub-v128.mir

test/CodeGen/X86/GlobalISel/select-sub-v256.mir

test/CodeGen/X86/GlobalISel/select-sub-v512.mir

test/CodeGen/X86/GlobalISel/select-sub.mir

test/CodeGen/X86/GlobalISel/select-trunc.mir

test/CodeGen/X86/GlobalISel/select-undef.mir

test/CodeGen/X86/GlobalISel/select-unmerge-vec256.mir

test/CodeGen/X86/GlobalISel/select-unmerge-vec512.mir

test/CodeGen/X86/GlobalISel/select-xor-scalar.mir

test/CodeGen/X86/GlobalISel/x32-select-frameIndex.mir

test/CodeGen/X86/GlobalISel/x86-legalize-GV.mir

test/CodeGen/X86/GlobalISel/x86-select-frameIndex.mir

test/CodeGen/X86/GlobalISel/x86_64-legalize-GV.mir

test/CodeGen/X86/GlobalISel/x86_64-select-frameIndex.mir

test/CodeGen/X86/add-sub-nsw-nuw.ll

test/CodeGen/X86/add.ll

test/CodeGen/X86/addcarry.ll

test/CodeGen/X86/and-encoding.ll

test/CodeGen/X86/anyext.ll

test/CodeGen/X86/atomic-eflags-reuse.ll

test/CodeGen/X86/avx-cast.ll

test/CodeGen/X86/avx-cmp.ll

test/CodeGen/X86/avx-insertelt.ll

test/CodeGen/X86/avx-intrinsics-fast-isel.ll

test/CodeGen/X86/avx-intrinsics-x86-upgrade.ll

test/CodeGen/X86/avx-load-store.ll

test/CodeGen/X86/avx-splat.ll

test/CodeGen/X86/avx-vinsertf128.ll

test/CodeGen/X86/avx-vzeroupper.ll

test/CodeGen/X86/avx2-conversions.ll

test/CodeGen/X86/avx2-intrinsics-fast-isel.ll

test/CodeGen/X86/avx2-masked-gather.ll

test/CodeGen/X86/avx2-shift.ll

test/CodeGen/X86/avx2-vector-shifts.ll

test/CodeGen/X86/avx512-arith.ll

test/CodeGen/X86/avx512-build-vector.ll

test/CodeGen/X86/avx512-calling-conv.ll

test/CodeGen/X86/avx512-cmp-kor-sequence.ll

test/CodeGen/X86/avx512-cvt.ll

test/CodeGen/X86/avx512-ext.ll

test/CodeGen/X86/avx512-extract-subvector.ll

test/CodeGen/X86/avx512-hadd-hsub.ll

test/CodeGen/X86/avx512-insert-extract.ll

test/CodeGen/X86/avx512-insert-extract_i1.ll

test/CodeGen/X86/avx512-intrinsics-upgrade.ll

test/CodeGen/X86/avx512-intrinsics.ll

test/CodeGen/X86/avx512-mask-op.ll

test/CodeGen/X86/avx512-memfold.ll

test/CodeGen/X86/avx512-regcall-Mask.ll

test/CodeGen/X86/avx512-regcall-NoMask.ll

test/CodeGen/X86/avx512-schedule.ll

test/CodeGen/X86/avx512-select.ll

test/CodeGen/X86/avx512-shift.ll

test/CodeGen/X86/avx512-shuffles/partial_permute.ll

test/CodeGen/X86/avx512-trunc.ll

test/CodeGen/X86/avx512-vec-cmp.ll

test/CodeGen/X86/avx512-vec3-crash.ll

test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll

test/CodeGen/X86/avx512bw-mov.ll

test/CodeGen/X86/avx512bwvl-intrinsics-upgrade.ll

test/CodeGen/X86/avx512bwvl-vec-test-testn.ll

test/CodeGen/X86/avx512dq-intrinsics-upgrade.ll

test/CodeGen/X86/avx512dq-intrinsics.ll

test/CodeGen/X86/avx512dq-mask-op.ll

test/CodeGen/X86/avx512dqvl-intrinsics-upgrade.ll

test/CodeGen/X86/avx512dqvl-intrinsics.ll

test/CodeGen/X86/avx512f-vec-test-testn.ll

test/CodeGen/X86/avx512vl-intrinsics-upgrade.ll

test/CodeGen/X86/avx512vl-intrinsics.ll

test/CodeGen/X86/avx512vl-vec-cmp.ll

test/CodeGen/X86/avx512vl-vec-masked-cmp.ll

test/CodeGen/X86/avx512vl-vec-test-testn.ll

test/CodeGen/X86/bitcast-and-setcc-128.ll

test/CodeGen/X86/bitcast-and-setcc-256.ll

test/CodeGen/X86/bitcast-and-setcc-512.ll

test/CodeGen/X86/bitcast-int-to-vector-bool-sext.ll

test/CodeGen/X86/bitcast-int-to-vector-bool-zext.ll

test/CodeGen/X86/bitcast-int-to-vector-bool.ll

test/CodeGen/X86/bitcast-int-to-vector.ll

test/CodeGen/X86/bitcast-setcc-128.ll

test/CodeGen/X86/bitcast-setcc-256.ll

test/CodeGen/X86/bitcast-setcc-512.ll

test/CodeGen/X86/bitreverse.ll

test/CodeGen/X86/block-placement.mir

test/CodeGen/X86/bmi-schedule.ll

test/CodeGen/X86/bmi.ll

test/CodeGen/X86/bool-simplify.ll

test/CodeGen/X86/bool-vector.ll

test/CodeGen/X86/branchfolding-undef.mir

test/CodeGen/X86/broadcastm-lowering.ll

test/CodeGen/X86/bypass-slow-division-32.ll

test/CodeGen/X86/bypass-slow-division-64.ll

test/CodeGen/X86/clz.ll

test/CodeGen/X86/cmov-into-branch.ll

test/CodeGen/X86/cmov-promotion.ll

test/CodeGen/X86/cmov.ll

test/CodeGen/X86/combine-abs.ll

test/CodeGen/X86/compress_expand.ll

test/CodeGen/X86/conditional-tailcall-samedest.mir

test/CodeGen/X86/critical-edge-split-2.ll

test/CodeGen/X86/ctpop-combine.ll

test/CodeGen/X86/dagcombine-cse.ll

test/CodeGen/X86/divide-by-constant.ll

test/CodeGen/X86/divrem.ll

test/CodeGen/X86/divrem8_ext.ll

test/CodeGen/X86/domain-reassignment.mir

test/CodeGen/X86/dynamic-regmask.ll

test/CodeGen/X86/eflags-copy-expansion.mir

test/CodeGen/X86/evex-to-vex-compress.mir

test/CodeGen/X86/expand-vr64-gr64-copy.mir

test/CodeGen/X86/extractelement-index.ll

test/CodeGen/X86/f16c-intrinsics-fast-isel.ll

test/CodeGen/X86/fast-isel-cmp.ll

test/CodeGen/X86/fast-isel-nontemporal.ll

test/CodeGen/X86/fast-isel-sext-zext.ll

test/CodeGen/X86/fast-isel-shift.ll

test/CodeGen/X86/fixup-bw-copy.ll

test/CodeGen/X86/fixup-bw-copy.mir

test/CodeGen/X86/fixup-bw-inst.mir

test/CodeGen/X86/gpr-to-mask.ll

test/CodeGen/X86/greedy_regalloc_bad_eviction_sequence.ll

test/CodeGen/X86/half.ll

test/CodeGen/X86/horizontal-reduce-smax.ll

test/CodeGen/X86/horizontal-reduce-smin.ll

test/CodeGen/X86/horizontal-reduce-umax.ll

test/CodeGen/X86/horizontal-reduce-umin.ll

test/CodeGen/X86/iabs.ll

test/CodeGen/X86/illegal-bitfield-loadstore.ll

test/CodeGen/X86/implicit-null-checks.mir

test/CodeGen/X86/implicit-use-spill.mir

test/CodeGen/X86/imul.ll

test/CodeGen/X86/invalid-liveness.mir

test/CodeGen/X86/ipra-inline-asm.ll

test/CodeGen/X86/ipra-reg-alias.ll

test/CodeGen/X86/ipra-reg-usage.ll

test/CodeGen/X86/lea-3.ll

test/CodeGen/X86/lea-opt-cse3.ll

test/CodeGen/X86/lea-opt-with-debug.mir

test/CodeGen/X86/lea32-schedule.ll

test/CodeGen/X86/leaFixup32.mir

test/CodeGen/X86/leaFixup64.mir

test/CodeGen/X86/loop-search.ll

test/CodeGen/X86/lzcnt-schedule.ll

test/CodeGen/X86/lzcnt-zext-cmp.ll

test/CodeGen/X86/machine-combiner-int.ll

test/CodeGen/X86/machine-copy-prop.mir

test/CodeGen/X86/machine-cse.ll

test/CodeGen/X86/machine-region-info.mir

test/CodeGen/X86/masked_gather_scatter.ll

test/CodeGen/X86/masked_memop.ll

test/CodeGen/X86/misched-copy.ll

test/CodeGen/X86/movmsk.ll

test/CodeGen/X86/movtopush.mir

test/CodeGen/X86/mul-constant-i16.ll

test/CodeGen/X86/mul-constant-i32.ll

test/CodeGen/X86/mul-constant-result.ll

test/CodeGen/X86/negate-i1.ll

test/CodeGen/X86/non-value-mem-operand.mir

test/CodeGen/X86/oddshuffles.ll

test/CodeGen/X86/or-lea.ll

test/CodeGen/X86/patchpoint-verifiable.mir

test/CodeGen/X86/peephole-recurrence.mir

test/CodeGen/X86/pmul.ll

test/CodeGen/X86/popcnt-schedule.ll

test/CodeGen/X86/popcnt.ll

test/CodeGen/X86/post-ra-sched-with-debug.mir

test/CodeGen/X86/pr22970.ll

test/CodeGen/X86/pr27681.mir

test/CodeGen/X86/pr28173.ll

test/CodeGen/X86/pr28560.ll

test/CodeGen/X86/pr29061.ll

test/CodeGen/X86/pr30430.ll

test/CodeGen/X86/pr32282.ll

test/CodeGen/X86/pr32284.ll

test/CodeGen/X86/pr32329.ll

test/CodeGen/X86/pr32345.ll

test/CodeGen/X86/pr32484.ll

test/CodeGen/X86/pr34653.ll

test/CodeGen/X86/pr35765.ll

test/CodeGen/X86/pre-coalesce.mir

test/CodeGen/X86/prefer-avx256-mask-extend.ll

test/CodeGen/X86/prefer-avx256-mask-shuffle.ll

test/CodeGen/X86/prefer-avx256-popcnt.ll

test/CodeGen/X86/prefer-avx256-shift.ll

test/CodeGen/X86/prefer-avx256-trunc.ll

test/CodeGen/X86/promote-vec3.ll

test/CodeGen/X86/psubus.ll

test/CodeGen/X86/rdpid-schedule.ll

test/CodeGen/X86/rdpid.ll

test/CodeGen/X86/reduce-trunc-shl.ll

test/CodeGen/X86/remat-phys-dead.ll

test/CodeGen/X86/sar_fold64.ll

test/CodeGen/X86/scalar_widen_div.ll

test/CodeGen/X86/scavenger.mir

test/CodeGen/X86/schedule-x86-64-shld.ll

test/CodeGen/X86/schedule-x86_64.ll

test/CodeGen/X86/select.ll

test/CodeGen/X86/select_const.ll

test/CodeGen/X86/setcc-lowering.ll

test/CodeGen/X86/sext-i1.ll

test/CodeGen/X86/shift-combine.ll

test/CodeGen/X86/shift-double.ll

test/CodeGen/X86/shrink-compare.ll

test/CodeGen/X86/shrink_wrap_dbg_value.mir

test/CodeGen/X86/shuffle-vs-trunc-256.ll

test/CodeGen/X86/simple-register-allocation-read-undef.mir

test/CodeGen/X86/sqrt-fastmath-mir.ll

test/CodeGen/X86/sse2-schedule.ll

test/CodeGen/X86/sse42-schedule.ll

test/CodeGen/X86/subvector-broadcast.ll

test/CodeGen/X86/switch-lower-peel-top-case.ll

test/CodeGen/X86/tail-call-conditional.mir

test/CodeGen/X86/tail-dup-debugloc.ll

test/CodeGen/X86/tail-merge-after-mbp.mir

test/CodeGen/X86/tail-merge-debugloc.ll

test/CodeGen/X86/tbm-intrinsics-fast-isel.ll

test/CodeGen/X86/tbm_patterns.ll

test/CodeGen/X86/trunc-subvector.ll

test/CodeGen/X86/umul-with-overflow.ll

test/CodeGen/X86/unreachable-mbb-undef-phi.mir

test/CodeGen/X86/update-terminator-debugloc.ll

test/CodeGen/X86/update-terminator.mir

test/CodeGen/X86/urem-i8-constant.ll

test/CodeGen/X86/urem-power-of-two.ll

test/CodeGen/X86/var-permute-256.ll

test/CodeGen/X86/vec_cmp_uint-128.ll

test/CodeGen/X86/vec_fp_to_int.ll

test/CodeGen/X86/vec_ins_extract-1.ll

test/CodeGen/X86/vec_insert-4.ll

test/CodeGen/X86/vec_insert-5.ll

test/CodeGen/X86/vec_insert-8.ll

test/CodeGen/X86/vec_insert-mmx.ll

test/CodeGen/X86/vec_int_to_fp.ll

test/CodeGen/X86/vec_minmax_sint.ll

test/CodeGen/X86/vec_minmax_uint.ll

test/CodeGen/X86/vec_ss_load_fold.ll

test/CodeGen/X86/vector-bitreverse.ll

test/CodeGen/X86/vector-compare-all_of.ll

test/CodeGen/X86/vector-compare-any_of.ll

test/CodeGen/X86/vector-compare-results.ll

test/CodeGen/X86/vector-extend-inreg.ll

test/CodeGen/X86/vector-half-conversions.ll

test/CodeGen/X86/vector-lzcnt-128.ll

test/CodeGen/X86/vector-lzcnt-256.ll

test/CodeGen/X86/vector-popcnt-128.ll

test/CodeGen/X86/vector-popcnt-256.ll

test/CodeGen/X86/vector-rotate-128.ll

test/CodeGen/X86/vector-rotate-256.ll

test/CodeGen/X86/vector-sext.ll

test/CodeGen/X86/vector-shift-ashr-128.ll

test/CodeGen/X86/vector-shift-ashr-256.ll

test/CodeGen/X86/vector-shift-lshr-128.ll

test/CodeGen/X86/vector-shift-lshr-256.ll

test/CodeGen/X86/vector-shift-shl-128.ll

test/CodeGen/X86/vector-shift-shl-256.ll

test/CodeGen/X86/vector-shuffle-256-v4.ll

test/CodeGen/X86/vector-shuffle-512-v16.ll

test/CodeGen/X86/vector-shuffle-512-v8.ll

test/CodeGen/X86/vector-shuffle-avx512.ll

test/CodeGen/X86/vector-shuffle-combining-avx2.ll

test/CodeGen/X86/vector-shuffle-v1.ll

test/CodeGen/X86/vector-shuffle-variable-128.ll

test/CodeGen/X86/vector-shuffle-variable-256.ll

test/CodeGen/X86/vector-trunc-math.ll

test/CodeGen/X86/vector-trunc-packus.ll

test/CodeGen/X86/vector-trunc-ssat.ll

test/CodeGen/X86/vector-trunc-usat.ll

test/CodeGen/X86/vector-trunc.ll

test/CodeGen/X86/vector-tzcnt-128.ll

test/CodeGen/X86/vector-tzcnt-256.ll

test/CodeGen/X86/verifier-phi-fail0.mir

test/CodeGen/X86/verifier-phi.mir

test/CodeGen/X86/virtual-registers-cleared-in-machine-functions-liveins.ll

test/CodeGen/X86/vpshufbitqbm-intrinsics.ll

test/CodeGen/X86/vselect-pcmp.ll

test/CodeGen/X86/widen_bitops-0.ll

test/CodeGen/X86/x86-64-baseptr.ll

test/CodeGen/X86/x86-interleaved-access.ll

test/CodeGen/X86/x86-upgrade-avx2-vbroadcast.ll

test/CodeGen/X86/xor-combine-debugloc.ll

test/CodeGen/X86/xray-empty-firstmbb.mir

test/CodeGen/X86/xray-empty-function.mir

test/CodeGen/X86/xray-multiplerets-in-blocks.mir

test/CodeGen/X86/zext-demanded.ll

test/DebugInfo/ARM/PR16736.ll

test/DebugInfo/ARM/sdag-split-arg.ll

test/DebugInfo/ARM/sdag-split-arg1.ll

test/DebugInfo/COFF/fpo-csrs.ll

test/DebugInfo/COFF/local-variable-gap.ll

test/DebugInfo/COFF/pieces.ll

test/DebugInfo/COFF/register-variables.ll

test/DebugInfo/MIR/AArch64/clobber-sp.mir

test/DebugInfo/MIR/AArch64/implicit-def-dead-scope.mir

test/DebugInfo/MIR/ARM/split-superreg-complex.mir

test/DebugInfo/MIR/ARM/split-superreg-piece.mir

test/DebugInfo/MIR/ARM/split-superreg.mir

test/DebugInfo/MIR/Mips/last-inst-bundled.mir

test/DebugInfo/MIR/X86/bit-piece-dh.mir

test/DebugInfo/MIR/X86/empty-inline.mir

test/DebugInfo/MIR/X86/kill-after-spill.mir

test/DebugInfo/MIR/X86/live-debug-values-3preds.mir

test/DebugInfo/MIR/X86/live-debug-values-spill.mir

test/DebugInfo/MIR/X86/live-debug-values.mir

test/DebugInfo/MIR/X86/live-debug-vars-unused-arg-debugonly.mir

test/DebugInfo/MIR/X86/live-debug-vars-unused-arg.mir

test/DebugInfo/MIR/X86/livedebugvalues-limit.mir

test/DebugInfo/MIR/X86/mlicm-hoist.mir

test/DebugInfo/MIR/X86/no-cfi-loc.mir

test/DebugInfo/MIR/X86/regcoalescer.mir

test/DebugInfo/MSP430/sdagsplit-1.ll

test/DebugInfo/X86/bbjoin.ll

test/DebugInfo/X86/dbg-addr-dse.ll

test/DebugInfo/X86/dbg-addr.ll

test/DebugInfo/X86/dbg-value-dag-combine.ll

test/DebugInfo/X86/dbg-value-frame-index.ll

test/DebugInfo/X86/dbg-value-regmask-clobber.ll

test/DebugInfo/X86/dbg-value-transfer-order.ll

test/DebugInfo/X86/debug-loc-asan.ll

test/DebugInfo/X86/live-debug-values.ll

test/DebugInfo/X86/live-debug-vars-dse.mir

test/DebugInfo/X86/op_deref.ll

test/DebugInfo/X86/pieces-4.ll

test/DebugInfo/X86/pr34545.ll

test/DebugInfo/X86/sdag-combine.ll

test/DebugInfo/X86/sdag-salvage-add.ll

test/DebugInfo/X86/sdag-split-arg.ll

test/DebugInfo/X86/sdagsplit-1.ll

test/DebugInfo/X86/spill-indirect-nrvo.ll

test/DebugInfo/X86/spill-nontrivial-param.ll

test/DebugInfo/X86/spill-nospill.ll

test/DebugInfo/X86/vla.ll

test/Verifier/test_g_phi.mir

unittests/CodeGen/GlobalISel/PatternMatchTest.cpp

unittests/CodeGen/MachineInstrTest.cpp

unittests/CodeGen/MachineOperandTest.cpp

unittests/MI/LiveIntervalTest.cpp