NFC.
Adding MC regressions tests to cover the CET instructions.
This patch is part of a larger task to cover MC encoding of all X86 isa sets started in revision: https://reviews.llvm.org/D39952
Details
Diff Detail
- Repository
- rL LLVM
Event Timeline
Oren has a patch for CET that includes the ENDBR instructions in the .td files. Maybe we should have him split that fragment out so we can get those in for the assembler/disassembler
I added encoding test in the following review:
https://reviews.llvm.org/D40223
cet-encoding.s checks only 64 bit encoding of all CET instructions (IBT and SHSTK).
Since all instructions that are supported in 32 bit, are also supported in 64 bit, I am not sure 32 bit encoding test is required.
If you do think it is needed, there are some instructions that are missing in your test: incspp, endbr64, endbr32 and setssbsy.
For more information on CET, please read section 6 in the following document:
https://software.intel.com/sites/default/files/managed/4d/2a/control-flow-enforcement-technology-preview.pdf
The MC tests for the CET ISA Set are fully covered in test/MC/X86/cet-encoding.s added in https://reviews.llvm.org/D40223
I, therefore, abandon this review.
I assume Simon's point was that we should still have a test case that verifies that LLVM knows the encodings are the same in 32-bit mode.